Table of Contents
Advertisement
24.9
Program/Erase Protection
There are three kinds of flash memory program/erase protection: hardware protection, software
protection, and error protection.
24.9.1
Hardware Protection
Hardware protection is a state in which programming/erasing of flash memory is forcibly disabled
or aborted because of a low level input to the FEW pin, by a reset (including WDT overflow
reset), or a transition to hardware standby mode, software standby mode, sub-active mode, sub-
sleep mode, or watch mode. Flash memory control register 1 (FLMCR1), flash memory control
register 2 (FLMCR2), and erase block registers 1 and 2 (EBR1 and EBR2) are initialized. In a
reset via the RES pin, the reset state is not entered unless the RES pin is held low until oscillation
stabilizes after powering on. In the case of a reset during operation, hold the RES pin low for the
RES pulse width specified in the AC Characteristics section.
24.9.2
Software Protection
Software protection can be implemented against programming/erasing of all flash memory blocks
by clearing the SWE bit in FLMCR1 to 0. When software protection is in effect, setting the P or E
bit in FLMCR1 does not cause a transition to program mode or erase mode. By setting the erase
block registers 1 and 2 (EBR1 and EBR2), erase protection can be set for individual blocks. When
EBR1 and EBR2 are set to H'00, erase protection is set for all blocks.
24.9.3
Error Protection
In error protection, an error is detected when the CPU's runaway occurs during flash memory
programming/erasing, or operation is not performed in accordance with the program/erase
algorithm, and the program/erase operation is aborted. Aborting the program/erase operation
prevents damage to the flash memory due to overprogramming or overerasing.
When the following errors are detected during programming/erasing of flash memory, the FLER
bit in FLMCR2 is set to 1, and the error protection state is entered.
• When the flash memory of is read during programming/erasing (including vector read and
instruction fetch)
• Immediately after exception handling (excluding a reset) during programming/erasing
• When a SLEEP instruction is executed (transits to software standby mode, sleep mode, sub-
active mode, sub-sleep mode, or watch mode) during programming/erasing
• CPU loses bus mastership during programming/erasing
Rev. 3.00 Jan 25, 2006 page 737 of 872
Section 24 ROM
REJ09B0286-0300
Advertisement
Table of Contents
