Input/Output Pins; Register Descriptions; Table 14.1 Pin Configuration - Renesas H8S/2158 User Manual

16-bit single-chip microcomputer h8s family/h8s/2100 series
Table of Contents

Advertisement

14.2

Input/Output Pins

Table 14.1 lists the timer connection input and output pins.

Table 14.1 Pin Configuration

Name
Vertical synchronization signal
input pin
Horizontal synchronization signal
input pin
Composite synchronization signal
input pin
Spare vertical synchronization
signal input pin
Spare horizontal synchronization
signal input pin
Vertical synchronization signal
output pin
Horizontal synchronization signal
output pin
Clamp waveform output pin
Blanking waveform output pin
14.3

Register Descriptions

The timer connection has the following registers.
• Timer connection register I (TCONRI)
• Timer connection register O (TCONRO)
• Timer connection register S (TCONRS)
• Edge sense register (SEDGR)
Input/
Abbreviation
Output
VSYNCI
Input
HSYNCI
Input
CSYNCI
Input
VFBACKI
Input
HFBACKI
Input
VSYNCO
Output
HSYNCO
Output
CLAMPO
Output
CBLANK
Output
Rev. 3.00 Jan 25, 2006 page 347 of 872
Section 14 Timer Connection
Function
Vertical synchronization signal
input pin or FTIA input pin
Horizontal synchronization signal
input pin or TMI1 input pin
Composite synchronization signal
input pin or FTID input pin
Spare vertical synchronization
signal input pin or FTIB input pin
Spare horizontal synchronization
signal input pin or FTCI input pin
Vertical synchronization signal
output pin or FTOA output pin
Horizontal synchronization signal
output pin or TMO1 output pin
Clamp waveform output pin or
FTIC input pin
Blanking waveform output pin or
FTOB output pin
REJ09B0286-0300

Advertisement

Table of Contents
loading

Table of Contents