Table of Contents
Advertisement
Section 28 List of Registers
Register Name
Endpoint size register 1
Endpoint data register 1
FIFO valid size register 1H
FIFO valid size register 1L
Endpoint data register 0O
FIFO valid size register 0OH
FIFO valid size register 0OL
Endpoint data register 0I
FIFO valid size register 0IH
FIFO valid size register 0IL
Packet transmission enable register 0
USB interrupt enable register 0
USB interrupt flag register 0
Transfer normal completion interrupt
flag register 0
Transfer abnormal completion
interrupt flag register 0
USB control/status register 0
Endpoint stall register 0
Endpoint direction register 0
Endpoint reset register 0
Device resume register
Interrupt source select register 0
USB control register 0
USB PLL control register 0
Sub-chip module stop control register
BH
Sub-chip module stop control register
BL
FIFO status/register/pointer 0
FIFO status/register/pointer 1
Rev. 3.00 Jan 25, 2006 page 794 of 872
REJ09B0286-0300
Number
Abbreviation
of Bits
EPSZR1
8
EPDR1
8
FVSR1H
8
FVSR1L
8
EPDR0O
8
FVSR0OH
8
FVSR0OL
8
EPDR0I
8
FVSR0IH
8
FVSR0IL
8
PTTER0
8
USBIER0
8
USBIFR0
8
TSFR0
8
TFFR0
8
USBCSR0
8
EPSTLR0
8
EPDIR0
8
EPRSTR0
8
DEVRSMR
8
INTSELR0
8
USBCR0
8
UPLLCR
8
SUBMSTPBH
8
SUBMSTPBL
8
FSTR0
8
FSTR1
8
Address
Module
H'FDE4
USB
H'FDE5
USB
H'FDE6
USB
H'FDE7
USB
H'FDE9
USB
H'FDEA
USB
H'FDEB
USB
H'FDED
USB
H'FDEE
USB
H'FDEF
USB
H'FDF0
USB
H'FDF1
USB
H'FDF2
USB
H'FDF3
USB
H'FDF4
USB
H'FDF5
USB
H'FDF6
USB
H'FDF7
USB
H'FDF8
USB
H'FDF9
USB
H'FDFA
USB
H'FDFD
USB
H'FDFE
USB
H'FE3E
SYSTEM
H'FE3F
SYSTEM
H'FEA0
RFU
H'FEA1
RFU
Number
Data
of
Bus
Access
Width
States
8
3
8
3
8
3
8
3
8
3
8
3
8
3
8
3
8
3
8
3
8
3
8
3
8
3
8
3
8
3
8
3
8
3
8
3
8
3
8
3
8
3
8
3
8
3
8
3
8
3
8
3
8
3
Advertisement
Table of Contents
