Figure 6.9 Bus Timing For 16-Bit, 2-State Access Space (Word Access) - Renesas H8S/2158 User Manual

16-bit single-chip microcomputer h8s family/h8s/2100 series
Table of Contents

Advertisement

Address bus
AS/IOS (IOSE = 1)
CS256 (CS256E = 1)
CPCS1 (CPCSE = 1 and CFE = 0)
AS/IOS * (IOSE = 0)
D15 to D8
Read
D7 to D0
Write
D15 to D8
D7 to D0
Note: * For external address space access, this signal is not output when the 256-kbyte expansion area
is accessed with CS256E = 1 and when the CP/CF expansion area is accessed with CPCSE = 1.

Figure 6.9 Bus Timing for 16-Bit, 2-State Access Space (Word Access)

T
1
φ
RD
HWR
LWR
Bus cycle
T
2
Valid
Valid
Valid
Valid
Rev. 3.00 Jan 25, 2006 page 129 of 872
Section 6 Bus Controller
REJ09B0286-0300

Advertisement

Table of Contents
loading

Table of Contents