Download Print this page

ST STM32L4+ Series Reference Manual page 1407

Hide thumbs Also See for STM32L4+ Series:

Advertisement

RM0432
In One-pulse mode, the edge detection on TIx input set the CEN bit which enables the
counter. Then the comparison between the counter and the compare value makes the
output toggle. But several clock cycles are needed for these operations and it limits the
minimum delay t
If one wants to output a waveform with the minimum delay, the OCxFE bit can be set in the
TIMx_CCMRx register. Then OCxRef (and OCx) are forced in response to the stimulus,
without taking in account the comparison. Its new level is the same as if a compare match
had occurred. OCxFE acts only if the channel is configured in PWM1 or PWM2 mode.
39.4.16
Retriggerable one pulse mode (OPM) (TIM15 only)
This mode allows the counter to be started in response to a stimulus and to generate a
pulse with a programmable length, but with the following differences with Non-retriggerable
one pulse mode described in
The timer must be in Slave mode, with the bits SMS[3:0] = '1000' (Combined Reset + trigger
mode) in the TIMx_SMCR register, and the OCxM[3:0] bits set to '1000' or '1001' for
Retrigerrable OPM mode 1 or 2.
If the timer is configured in Up-counting mode, the corresponding CCRx must be set to 0
(the ARR register sets the pulse length). If the timer is configured in Down-counting mode,
CCRx must be above or equal to ARR.
Note:
The OCxM[3:0] and SMS[3:0] bit fields are split into two parts for compatibility reasons, the
most significant bit are not contiguous with the 3 least significant ones.
This mode must not be used with center-aligned PWM modes. It is mandatory to have
CMS[1:0] = 00 in TIMx_CR1.
TRGI
Counter
Output
39.4.17
UIF bit remapping
The IUFREMAP bit in the TIMx_CR1 register forces a continuous copy of the Update
Interrupt Flag UIF into bit 31 of the timer counter register (TIMxCNT[31]). This allows both
the counter value and a potential roll-over condition signaled by the UIFCPY flag, to be
atomically read. In particular cases, it can ease the calculations by avoiding race conditions
min we can get.
DELAY
Section
The pulse starts as soon as the trigger occurs (no programmable delay)
The pulse is extended if a new trigger occurs before the previous one is completed
Figure 422. Retriggerable one pulse mode
General-purpose timers (TIM15/TIM16/TIM17)
39.4.15:
RM0432 Rev 6
MS33106V1
1407/2301
1463

Advertisement

loading
Need help?

Need help?

Do you have a question about the STM32L4+ Series and is the answer not in the manual?