Serial Control Register (Scr) - Renesas H8SX/1650 Hardware Manual

Section 13 Serial Communication Interface (SCI)
Bit Bit Name
1 CKS1
0 CKS0
Note: etu (Elementary Time Unit): 1-bit transfer time
13.3.6

Serial Control Register (SCR)

SCR is a register that enables/disables the following SCI transfer operations and interrupt requests,
and selects the transfer clock source. For details on interrupt requests, see section 13.8, Interrupt
Sources. Some bits in SCR have different functions in normal mode and smart card interface
mode.
• When SMIF in SCMR = 0
Bit 7
Bit Name TIE
Initial Value 0
R/W R/W
• When SMIF in SCMR = 1
Bit 7
Bit Name TIE
Initial Value 0
R/W R/W
Rev.2.00 Jun. 28, 2007 Page 458 of 666
REJ09B0311-0200
Initial
Value R/W Description
0 R/W Clock Select 1,0
0 R/W These bits select the clock source for the baud rate
generator.
00: Pφ clock (n = 0)
01: Pφ/4 clock (n = 1)
10: Pφ/16 clock (n = 2)
11: Pφ/64 clock (n = 3)
For the relation between the settings of these bits and
the baud rate, see section 13.3.9, Bit Rate Register
(BRR). n is the decimal display of the value of n in BRR
(see section 13.3.9, Bit Rate Register (BRR)).
6 5
RIE TE
0 0
R/W R/W
6 5
RIE TE
0 0
R/W R/W
4 3
RE MPIE
0 0
R/W R/W
4 3
RE MPIE
0 0
R/W R/W
2 1
TEIE CKE1
0 0
R/W R/W
2 1
TEIE CKE1
0 0
R/W R/W
0
CKE0
0
R/W
0
CKE0
0
R/W