Table of Contents
Advertisement
Section 9 16-Bit Timer Pulse Unit (TPU)
Table 9.14 TIORL_0
Bit 7
Bit 6
Bit 5
IOD3
IOD2
IOD1
0
0
0
0
0
0
0
0
1
0
0
1
0
1
0
0
1
0
0
1
1
0
1
1
1
0
0
1
0
0
1
0
1
1
1
X
[Legend]
X:
Don't care
Notes: 1. When bits TPSC2 to TPSC0 in TCR_1 are set to B'000 and Pφ/1 is used as the
TCNT_1 count clock, this setting is invalid and input capture is not generated.
2. When the BFB bit in TMDR_0 is set to 1 and TGRD_0 is used as a buffer register, this
setting is invalid and input capture/output compare is not generated.
Rev.2.00 Jun. 28, 2007 Page 322 of 666
REJ09B0311-0200
Bit 4
TGRD_0
IOD0
Function
0
Output
compare
1
2
register*
0
1
0
1
0
1
0
Input
capture
2
register*
1
X
X
Description
TIOCD0 Pin Function
Output disabled
Initial output is 0 output
0 output at compare match
Initial output is 0 output
1 output at compare match
Initial output is 0 output
Toggle output at compare match
Output disabled
Initial output is 1 output
0 output at compare match
Initial output is 1 output
1 output at compare match
Initial output is 1 output
Toggle output at compare match
Capture input source is TIOCD0 pin
Input capture at rising edge
Capture input source is TIOCD0 pin
Input capture at falling edge
Capture input source is TIOCD0 pin
Input capture at both edges
Capture input source is channel 1/count clock
Input capture at TCNT_1 count-up/count-down*
1
Advertisement
Table of Contents
