Renesas H8SX/1650 Hardware Manual page 634

Section 19 List of Registers
Register
Abbreviation Reset
PADR Initialized
PBDR Initialized
PDDR Initialized
PEDR Initialized
PFDR Initialized
SMR_2 Initialized
BRR_2 Initialized
SCR_2 Initialized
TDR_2 Initialized
SSR_2 Initialized
RDR_2 Initialized
SCMR_2 Initialized
DADR0 Initialized
DADR1 Initialized
DACR01 Initialized
PCR Initialized
PMR Initialized
NDERH Initialized
NDERL Initialized
PODRH Initialized
PODRL Initialized
NDRH Initialized
NDRL Initialized
SMR_0 Initialized
BRR_0 Initialized
SCR_0 Initialized
TDR_0 Initialized
SSR_0 Initialized
RDR_0 Initialized
SCMR_0 Initialized
Rev.2.00 Jun. 28, 2007 Page 612 of 666
REJ09B0311-0200
Module Sleep
Stop State Mode
 
 
 
 
 
 
 
 

Initialized

Initialized

Initialized
 
 
 
 
 
 
 
 
 
 
 
 


 



Initialized

Initialized

Initialized


All-Module- Software
Clock-Stop Standby
Mode Mode
 
 
 
 
 
 
 
 
Initialized Initialized
Initialized Initialized
Initialized Initialized
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Initialized Initialized
Initialized Initialized
Initialized Initialized
 
Hardware
Standby
Mode Module
Initialized I/O port
Initialized
Initialized
Initialized
Initialized
Initialized SCI_2
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized D/A
Initialized
Initialized
Initialized PPG
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized SCI_0
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized