Renesas H8SX/1650 Hardware Manual page 509

Renesas 32-bit cisc microcomputer h8sx family / h8sx/1600 series
Table of Contents

Advertisement

Initialization
Start transmission
Read TDRE flag in SSR
TDRE = 1
Yes
Write transmit data to TDR
and clear TDRE flag in SSR to 0
All data transmitted?
Yes
Read TEND flag in SSR
TEND = 1
Yes
Break output
Yes
Clear DR to 0 and
set DDR to 1
Clear TE bit in SCR to 0
<End>
Figure 13.7 Sample Serial Transmission Flowchart
Section 13 Serial Communication Interface (SCI)
[1] SCI initialization:
[1]
The TxD pin is automatically
designated as the transmit data
output pin. After the TE bit is set to
1, a 1 is output for a frame, and
transmission is enabled.
[2]
[2] SCI state check and transmit data
write:
No
Read SSR and check that the
TDRE flag is set to 1, then write
transmit data to TDR and clear the
TDRE flag to 0.
[3] Serial transmission continuation
procedure:
To continue serial transmission,
read 1 from the TDRE flag to
No
confirm that writing is possible,
then write data to TDR, and clear
the TDRE flag to 0. However, the
TDRE flag is checked and cleared
[3]
automatically when the DTC is
initiated by a transmit data empty
interrupt (TXI) request and writes
data to TDR.
No
[4] Break output at the end of serial
transmission:
To output a break in serial
transmission, set DDR for the port
No
corresponding to the TxD pin to 1,
[4]
clear DR to 0, then clear the TE bit
in SCR to 0.
Rev.2.00 Jun. 28, 2007 Page 487 of 666
REJ09B0311-0200

Advertisement

Table of Contents
loading

This manual is also suitable for:

R5s61650cH8sx/1650c

Table of Contents