Data Format (Except In Block Transfer Mode) - Renesas H8SX/1650 Hardware Manual

Renesas 32-bit cisc microcomputer h8sx family / h8sx/1600 series
Table of Contents

Advertisement

13.7.2

Data Format (Except in Block Transfer Mode)

Figure 13.22 shows the data transfer formats in smart card interface mode.
• One frame contains 8-bit data and a parity bit in asynchronous mode.
• During transmission, at least 2 etu (elementary time unit: time required for transferring one bit)
is secured as a guard time after the end of the parity bit before the start of the next frame.
• If a parity error is detected during reception, a low error signal is output for 1 etu after 10.5 etu
has passed from the start bit.
• If an error signal is sampled during transmission, the same data is automatically re-transmitted
after at least 2 etu.
In normal transmission/reception
When a parity error is generated
[Legend]
Ds:
D0 to D7: Data bits
Dp:
DE:
Figure 13.22 Data Formats in Normal Smart Card Interface Mode
For communication with the IC cards of the direct convention and inverse convention types,
follow the procedure below.
(Z)
Figure 13.23 Direct Convention (SDIR = SINV = O/E = 0)
Ds
D0
D1
D2
D3
Output from the transmitting station
Ds
D0
D1
D2
D3
Output from the transmitting station
Start bit
Parity bit
Error signal
A
Z
Z
A
Z
Ds
D0
D1
D2
D3
Section 13 Serial Communication Interface (SCI)
D4
D5
D6
D7
Dp
D4
D5
D6
D7
Dp
Z
Z
A
A
Z
D4
D5
D6
D7
Dp
Rev.2.00 Jun. 28, 2007 Page 507 of 666
DE
Output from
the receiving station
(Z) state
REJ09B0311-0200

Advertisement

Table of Contents
loading

This manual is also suitable for:

R5s61650cH8sx/1650c

Table of Contents