Renesas H8SX/1650 Hardware Manual page 512

Renesas 32-bit cisc microcomputer h8sx family / h8sx/1600 series
Table of Contents

Advertisement

Section 13 Serial Communication Interface (SCI)
Read ORER, PER, and
PER ∨ FER ∨ ORER = 1
Read RDRF flag in SSR
No
Read receive data in RDR, and
clear RDRF flag in SSR to 0
No
Clear RE bit in SCR to 0
Rev.2.00 Jun. 28, 2007 Page 490 of 666
REJ09B0311-0200
Initialization
Start reception
FER flags in SSR
No
Error processing
(Continued on next page)
RDRF = 1
Yes
All data received?
Yes
<End>
Figure 13.9 Sample Serial Reception Flowchart (1)
[1] SCI initialization:
[1]
The RxD pin is automatically
designated as the receive data input
pin.
[2] [3] Receive error processing and break
detection:
[2]
If a receive error occurs, read the
ORER, PER, and FER flags in SSR to
identify the error. After performing the
appropriate error processing, ensure
Yes
that the ORER, PER, and FER flags are
[3]
all cleared to 0. Reception cannot be
resumed if any of these flags are set to
1. In the case of a framing error, a
break can be detected by reading the
value of the input port corresponding to
[4]
the RxD pin.
[4] SCI state check and receive data read:
Read SSR and check that RDRF = 1,
then read the receive data in RDR and
clear the RDRF flag to 0. Transition of
the RDRF flag from 0 to 1 can also be
identified by an RXI interrupt.
[5] Serial reception continuation procedure:
To continue serial reception, before the
stop bit for the current frame is
received, read the RDRF flag and RDR,
[5]
and clear the RDRF flag to 0.
However, the RDRF flag is cleared
automatically when the DTC is initiated
by an RXI interrupt and reads data from
RDR.

Advertisement

Table of Contents
loading

This manual is also suitable for:

R5s61650cH8sx/1650c

Table of Contents