Dtc Vector Base Register (Dtcvbr); Activation Sources - Renesas H8SX/1650 Hardware Manual

Renesas 32-bit cisc microcomputer h8sx family / h8sx/1600 series
Table of Contents

Advertisement

Bit
Bit Name
0
ERR
Note:
*
Only 0 can be written to clear this flag.
7.2.9

DTC Vector Base Register (DTCVBR)

DTCVBR is a 32-bit register that specifies the base address for vector table address calculation.
Bits 31 to 28 and bits 11 to 0 are fixed 0 and cannot be written to. The initial value of DTCVBR is
H'00000000.
Bit
31
30
Bit Name
Initial Value
0
0
R/W
R
R
Bit
15
14
Bit Name
Initial Value
0
0
R/W
R/W
R/W
7.3

Activation Sources

The DTC is activated by an interrupt request. The interrupt source is selected by DTCER. A DTC
activation source can be selected by setting the corresponding bit in DTCER; the CPU interrupt
source can be selected by clearing the corresponding bit in DTCER. At the end of a data transfer
(or the last consecutive transfer in the case of chain transfer), the activation source interrupt flag or
corresponding DTCER bit is cleared.
Initial
Value
R/W
Description
0
R/(W)* Transfer Stop Flag
Indicates that an address error or an NMI interrupt
occurs. If an address error or an NMI interrupt occurs, the
DTC stops.
0: No interrupt occurs
1: An interrupt occurs
[Clearing condition]
29
28
27
26
0
0
0
0
R
R
R/W
R/W
13
12
11
10
0
0
0
0
R/W
R/W
R
R
Section 7 Data Transfer Controller (DTC)
When writing 0 after reading 1
25
24
23
22
0
0
0
0
R/W
R/W
R/W
R/W
R/W
9
8
7
6
0
0
0
0
R
R
R
R
Rev.2.00 Jun. 28, 2007 Page 227 of 666
21
20
19
18
0
0
0
0
R/W
R/W
R/W
5
4
3
2
0
0
0
0
R
R
R
R
REJ09B0311-0200
17
16
0
0
R/W
R/W
1
0
0
0
R
R

Advertisement

Table of Contents
loading

This manual is also suitable for:

R5s61650cH8sx/1650c

Table of Contents