Clock - Renesas H8SX/1650 Hardware Manual

Section 13 Serial Communication Interface (SCI)
13.4.3

Clock

Either an internal clock generated by the on-chip baud rate generator or an external clock input to
the SCK pin can be selected as the SCI's transfer clock, according to the setting of the C/A bit in
SMR and the CKE1 and CKE0 bits in SCR. When an external clock is input to the SCK pin, the
clock frequency should be 16 times the bit rate used.
When the SCI is operated on an internal clock, the clock can be output from the SCK pin. The
frequency of the clock output in this case is equal to the bit rate, and the phase is such that the
rising edge of the clock is in the middle of the transmit data, as shown in figure 13.4.
SCK
TxD
Figure 13.4 Phase Relation between Output Clock and Transmit Data
Rev.2.00 Jun. 28, 2007 Page 484 of 666
REJ09B0311-0200
0 D0 D1 D2 D3
(Asynchronous Mode)
D4 D5 D6 D7 0/1
1 frame
1 1