Timer Counter (Tcnt); Timer General Register (Tgr) - Renesas H8SX/1650 Hardware Manual

Renesas 32-bit cisc microcomputer h8sx family / h8sx/1600 series
Table of Contents

Advertisement

9.3.6

Timer Counter (TCNT)

TCNT is a 16-bit readable/writable counter. The TPU has six TCNT counters, one for each
channel.
TCNT is initialized to H'0000 by a reset or in hardware standby mode.
TCNT cannot be accessed in 8-bit units. TCNT must always be accessed in 16-bit units.
Bit
15
Bit Name
Initial Value
0
R/W
R/W
Bit
7
Bit Name
Initial Value
0
R/W
R/W
9.3.7

Timer General Register (TGR)

TGR is a 16-bit readable/writable register with a dual function as output compare and input
capture registers. The TPU has 16 TGR registers, four each for channels 0 and 3 and two each for
channels 1, 2, 4, and 5. TGRC and TGRD for channels 0 and 3 can also be designated for
operation as buffer registers. The TGR registers cannot be accessed in 8-bit units; they must
always be accessed in 16-bit units. TGR and buffer register combinations during buffer operations
are TGRA−TGRC and TGRB−TGRD.
Bit
15
Bit Name
Initial Value
1
R/W
R/W
Bit
7
Bit Name
Initial Value
1
R/W
R/W
14
13
0
0
R/W
R/W
6
5
0
0
R/W
R/W
14
13
1
1
R/W
R/W
6
5
1
1
R/W
R/W
Section 9 16-Bit Timer Pulse Unit (TPU)
12
11
0
0
R/W
R/W
4
3
0
0
R/W
R/W
12
11
1
1
R/W
R/W
4
3
1
1
R/W
R/W
Rev.2.00 Jun. 28, 2007 Page 343 of 666
10
9
0
0
R/W
R/W
2
1
0
0
R/W
R/W
10
9
1
1
R/W
R/W
2
1
1
1
R/W
R/W
REJ09B0311-0200
8
0
R/W
0
0
R/W
8
1
R/W
0
1
R/W

Advertisement

Table of Contents
loading

This manual is also suitable for:

R5s61650cH8sx/1650c

Table of Contents