Renesas H8SX/1650 Hardware Manual page 165

Renesas 32-bit cisc microcomputer h8sx family / h8sx/1600 series
Table of Contents

Advertisement

Bit
Bit Name
9
BSWD01
8
BSWD00
7
BSRM1
6
BSTS12
5
BSTS11
4
BSTS10
3, 2
1
BSWD11
0
BSWD10
Initial
Value
R/W
Description
0
R/W
Area 0 Burst Word Number Select
0
R/W
Selects the number of words in burst access to the area 0
burst ROM interface
00: Up to 4 words (8 bytes)
01: Up to 8 words (16 bytes)
10: Up to 16 words (32 bytes)
11: Up to 32 words (64 bytes)
0
R/W
Area 1 Burst ROM Interface Select
Selects the area 1 bus interface. When setting this bit to
1, clear the BCSEL1 bit in SRAMCR to 0.
0: Basic bus interface or byte control SRAM interface
1: Burst ROM interface
0
R/W
Area 1 Burst Cycle Select
0
R/W
Specifies the number of cycles of area 1 burst cycle
0
R/W
000: 1 cycle
001: 2 cycles
010: 3 cycles
011: 4 cycles
100: 5 cycles
101: 6 cycles
110: 7 cycles
111: 8 cycles
All 0
R
Reserved
These are read-only bits and cannot be modified.
0
R/W
Area 1 Burst Word Number Select
0
R/W
Selects the number of words in burst access to the area 1
burst ROM interface
00: Up to 4 words (8 bytes)
01: Up to 8 words (16 bytes)
10: Up to 16 words (32 bytes)
11: Up to 32 words (64 bytes)
Section 6 Bus Controller (BSC)
Rev.2.00 Jun. 28, 2007 Page 143 of 666
REJ09B0311-0200

Advertisement

Table of Contents
loading

This manual is also suitable for:

R5s61650cH8sx/1650c

Table of Contents