Renesas H8SX/1650 Hardware Manual page 419

• NDRL
If pulse output groups 0 and 1 have the same output trigger, all eight bits are mapped to the
same address and can be accessed at one time, as shown below.
Bit Bit Name
7 NDR7
6 NDR6
5 NDR5
4 NDR4
3 NDR3
2 NDR2
1 NDR1
0 NDR0
If pulse output groups 0 and 1 have different output triggers, the upper four bits and lower four
bits are mapped to different addresses as shown below.
Bit Bit Name
7 NDR7
6 NDR6
5 NDR5
4 NDR4

3 to 0
Bit Bit Name

7 to 4
3 NDR3
2 NDR2
1 NDR1
0 NDR0
Initial
Value R/W Description
0 R/W Next Data Register 7 to 0
0 R/W The register contents are transferred to the
corresponding PODRL bits by the output trigger specified
0 R/W
with PCR.
0 R/W
0 R/W
0 R/W
0 R/W
0 R/W
Initial
Value R/W Description
0 R/W Next Data Register 7 to 4
0 R/W The register contents are transferred to the
corresponding PODRL bits by the output trigger specified
0 R/W
with PCR.
0 R/W

All 1 Reserved
These bits are always read as 1 and cannot be modified.
Initial
Value R/W Description

All 1 Reserved
These bits are always read as 1 and cannot be modified.
0 R/W Next Data Register 3 to 0
0 R/W The register contents are transferred to the
corresponding PODRL bits by the output trigger specified
0 R/W
with PCR.
0 R/W
Section 10 Programmable Pulse Generator (PPG)
Rev.2.00 Jun. 28, 2007 Page 397 of 666
REJ09B0311-0200