Bφ
A23 to A0
CS7 to CS0
AH (AS)
RD/WR
RD
Read
D15 to D0
RD/WR
LHWR, LLWR
Write
D15 to D0
BS
Figure 20.17 Address/Data Multiplexed Access Timing (No Wait) (Basic, 4-State Access)
T
ma1
t
AD
t
t
AHD
AHD
t
AHW1
t
MAS1
t
MAD1
t
MAS1
t
MAD1
Section 20 Electrical Characteristics
T
T
ma2
1
t
MAH
t
MAH
t
WDD
Rev.2.00 Jun. 28, 2007 Page 637 of 666
T
2
t
t
RDS2
RDH2
t
WSW1
t
WDH1
REJ09B0311-0200