Vectored Interrupt Controller; Overview Of Vectored Interrupt Controller; Key Features Of Vectored Interrupt Controller - Samsung S5PC110 Manual

Risc microprocessor
Table of Contents

Advertisement

S5PC110_UM
1

VECTORED INTERRUPT CONTROLLER

1.1 OVERVIEW OF VECTORED INTERRUPT CONTROLLER

The interrupt controller in S5PC110 is composed of four Vectored Interrupt Controller (VIC), ARM PrimeCell
PL192 and four TrustZone Interrupt Controller (TZIC), SP890.
Three TZIC's and three VIC's are daisy-chained to support up to 93 interrupt sources. The TZIC provides a
software interface to the secure interrupt system in a TrustZone design. It provides secure control of the nFIQ
interrupt and masks the interrupt source(s) from the interrupt controller on the non-secure side of the system
(VIC). Use the latter to generate nIRQ signal.
To generate nFIQ from the non-secure interrupt sources, the TZIC0 takes the nNSFIQIN signal from the non-
secure interrupt controller.

1.1.1 KEY FEATURES OF VECTORED INTERRUPT CONTROLLER

Supports 93 vectored IRQ interrupts
Fixed hardware interrupts priority levels
Programmable interrupt priority levels
Supports Hardware interrupt priority level masking
Programmable interrupt priority level masking
Generates IRQ and FIQ
Generates Software interrupt
Test registers
Raw interrupt status
Interrupt request status
Supports Privileged mode for restricted access
I
1 VECTORED INTERRUPT CONTROLLER
1-1

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents