All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted in any form or by any means, electric or mechanical, by photocopying, recording, or otherwise, without the prior written consent of Samsung Electronics Co.,Ltd. Samsung Electronics Co., Ltd.
SMDK-C100_USER’S MANUAL_REV 0.2 Table of Contents INTRODUCTION ....................7 SYSTEM OVERVIEW......................7 SMDK C100 FEATURES ....................9 SMDK C100 REAL VIEW ................. 10 SMDK C100 CPU BOARD REAL VIEW ................10 SMDK C100 BASE BOARD REAL VIEW................12 SMDK C100 LCD BOARD REAL VIEW................14 CIRCUIT DESCRIPTION ..................
SMDK-C100_USER’S MANUAL_REV 0.2 1 INTRODUCTION 1.1 SYSTEM OVERVIEW SMDK_C100 (S5PC100 Development Kit) is a platform for code development of SAMSUNG's S5PC100X 16/32-bit RISC microcontroller (ARM-CORTEX A8). S5PC100X is used in hand-held devices and general applications. S5PC100 is a 32-bit RISC cost-effective, low power, high performance microprocessor solution for mobile phones and general applications, and integrates an ARM CortexTM-A8 which implements the ARM architecture V7-A with supporting numerous peripherals.
3 port UART interface JTAG port Module Connector (M1 ~ M5) . M1 (Module1): For GPS Daughter Board (UART0, SPI0) : Samsung GPD14B01 (SiRFSTAR III GSD3) (Optional) . M2 (Module2): For Mobile TV Daughter Board (SPI1, IIC) or For HD Radio (SPI1, IIS...
SMDK-C100_USER’S MANUAL_REV 0.2 . M5 (Module5): For LCD Module: Samsung WVGA 4.8” (Default), WSVGA, QVGA(Optional) . PMIC (200-FBGA Connector) : National Semiconductor PMIC(TBD, Optional) NOTE : There are two kinds of the CPU Board ; Single Board or PoP Board(Package On Package ).
SMDK-C100_USER’S MANUAL_REV 0.2 5V/3A JTAG USB USB-OTG HDMI MIPI-CSI DRAM CFG2 S5PC100 MIPI- CFG3 POWER LEVEL JUMPER SHIFTER CFGB2 VRM@ARM VRM@INT CFGB3 Power Source Selection (Regulator or PMIC) CAMERA-A Port Bat.Fault RESET Figure 2 S5PC100X CPU BOARD TOP VIEW...
SMDK-C100_USER’S MANUAL_REV 0.2 3 CIRCUIT DESCRIPTION The SMDK_C100 is designed to test S5PC100X and develop software while hardware is being developed. Figure 10 highlights the SMDK_C100's block diagram. 3.1 POWER DISTRIBUTION TREE SMDK_C100 is operated by 1.2V for Internal, 1.8V for Memory and 3.3V for Input/Output pad and several peripherals.
SMDK-C100_USER’S MANUAL_REV 0.2 4 SMDK C100 SYSTEM CONFIGURATIONS Perform the following steps to use SMDK_C100 board: 1. Select the Clock source Please refer to ‘CLOCK SOURCE SELECTION’ 2. Set the Regulator mode (Fixed or Controllable voltage , VDD_ARM & VDD_INT) Please refer to ‘CONFIGURATION SWITCH DESCRIPTION IN CPU BOARD CFGB3’...
SMDK-C100_USER’S MANUAL_REV 0.2 4.1 PLL CLOCK SOURCE SELECTION EXTCLK or X-TAL can be selected for the S5PC100X system clock by setting the XOM[0] values. The Clock Source selection must be X-tal Clock (CFG2[1] on CPU Board). Description CFG2[1] , (XOM[0]) X-tal Clock (12 ~20MHz) OFF (Logic “0”) External Oscillator Clock (USB Clock)
SMDK-C100_USER’S MANUAL_REV 0.2 Use PLL No Use PLL 4.3 CONFIGURATION SWITCH DESCRIPTION IN CPU BOARD 4.3.1 CFGB3: FOR USING Controllable Regulator (ARM/INT) CFGB3 Switch is used to enable shift register output. If the shift register is not enabled, the default value of the VDD_1.2V_ARM/INT is determined with external pull up/down resisters. Below is the description of the Regulator Control Signal.
SMDK-C100_USER’S MANUAL_REV 0.2 4.4 CONFIGURATION SWITCH DESCRIPTION IN BASE BOARD 4.4.1 CFGB1: SROM BANK0 CHIP SELECTOR CFGB1 component is used to select devices as SROM BUS I/F 0(B_M0CSnx). CFGB1 Description NOR (AMD) Flash SRAM External Device 4.4.2 CFGB2: SROM BANK1 CHIP SELECTOR CFGB2 component is used to select devices as SROM BUS I/F 1(B_M0CSn2/FCSn0).
SMDK-C100_USER’S MANUAL_REV 0.2 4.4.4 CFGB4: SROM BANK3 CHIP SELECTOR CFGB4 component is used to select devices as SROM BUS I/F 3(B_Xm0CSn4/FCSn2/CFCSn0). CFGB4 Description SRAM NAND Flash CF Card Ethernet 4.4.5 CFGB5: SROM BANK4 CHIP SELECTOR CFGB5 component is used to select devices as SROM BUS I/F 4(B_Xm0CSn5/FCSn3/CFCSn1). CFGB5 Description SRAM...
SMDK-C100_USER’S MANUAL_REV 0.2 4.4.7 CFG1: COM PORT CONTROL CFG1 component is used to control COM Port. CFG1 Description UART1 UART2 UART3 IrDA(U2) 4.4.8 CFG2: KEYPAD/ CAM B CONTROL CFG2 component is used to control Keypad. CFG2 Description Disable KEYPAD CAMERA B 4.4.9 CFG3: KEYPAD/ CAN2.0 CONTROL CFG3 component is used to control Keypad.
SMDK-C100_USER’S MANUAL_REV 0.2 Channel-B1 Channel-B2 4.4.11 CFG5: WM8580 MASTER CLOCK SELECTOR CFG5 component change source of WM8580 Master clock. CFG5 DESCRIPTION CDCLK of I2S0 is source of WM8580 Master clock CDCLK of I2S1,2 is source of WM8580 Master clock CLOCK of External is source of WM8580 Master clock. 4.4.12 CFG6: AUDIO CONNECTOR CFG6 component is used to select S5PC100X Audio port.
SMDK-C100_USER’S MANUAL_REV 0.2 5 Appendix : CONNECTORS 5.1 CPU BOARD 5.1.1 JTAG Figure 11 JTAG Connector Note. 5.1.2 USB One USB ports A-type (CON7, HOST) and one USB OTG port mini AB-type (CON6) are supported by the SMDK_C100.
SMDK-C100_USER’S MANUAL_REV 0.2 Figure 12 One USB ports & OTG port 5.1.3 SPI Two IEEE-1394 connectors are used as SPI connecter. Figure 13 SPI port 5.1.4 MIPI HSI FPC cable is used as a MIPI HSI connector...
SMDK-C100_USER’S MANUAL_REV 0.2 Figure 14 MIPI-HSI port 5.1.5 SD host (Ver2.0) /MMC interface SD/MMC is provided by the _C100 and SD card sockets are supported in the SMDK_C100. Figure 15 SD/MMC port...
SMDK-C100_USER’S MANUAL_REV 0.2 Figure 17 One NAND memory port 5.1.7 Camera Interface –A Connector SMDK_C100 provides Camera Interface Connector. Figure 18 Camera Interface -A port...
SMDK-C100_USER’S MANUAL_REV 0.2 5.2 BASE BOARD 5.2.1 Component, Composite & S-VIDEO Connector SMDK_C100 provides Component(Y-Pb-Pr), Composite(Y) & S-Video(Y/C) output connector Figure 24 Component, Composite & S-VIDEO Connector 5.2.2 LINE IN, MIC IN & SPEAKER OUT Connector SMDK_C100 provides LINE IN, MIC IN and SPEAKER OUT as an audio connector.
SMDK-C100_USER’S MANUAL_REV 0.2 Figure 25 Audio Line In, Mic In & Speaker Out Connector 5.2.3 ETHERNET CONNECTOR SMDK_C100 provides Ethernet 100Mbps (CON20) connector. Figure 26 100Base-T Ethernet Socket 5.2.4 UART interface The S5PC100X UART unit provides three independent asynchronous serial I/O (SIO) ports including IrDA.
SMDK-C100_USER’S MANUAL_REV 0.2 5.3.6 MODULE3: FOR BLUETOOTH DAUGHTER BOARD Figure 11 MODULE3 : For Bluetooth Module 5.3.7 MODULE4: FOR AUDIO DAUGHTER BOARD Figure 12 MODULE4 : For Audio Module...
SMDK-C100_USER’S MANUAL_REV 0.2 5.3.8 MODULE5: FOR LCD BOARD (with Touch Screen) TFT LCD controllers are equipped in the S5PC100X. TFT LCD, touch panel and LCD backlight driver are supported in the SMDK_C100. Part Name Default LCD Option #1 Option #2 LMS480KF02 LTS480WS-C01 LTS222QVF0...
SMDK-C100_USER’S MANUAL_REV 0.2 Figure 15 4.8 inch WSVGA LCD I/F 6 SMDK SCHEMATIC REVISION HISTORY This document contains information of corrected points on the schematic of SMDK_C100. The corrected points are highlighted in pink-circled in schematic of SMDK_C100 Rev 0.1 Boards Page Contents...
SMDK-C100_USER’S MANUAL_REV 0.2 7 SMDK SCHEMATIC There are 3 parts of SMDK Schematic. 1. CPU Board: SingleType CPU Board (SMC823A) and PoP Type CPU Board(SMC833A) 2. Base Board (SMC824A): Common Board 3. LCD Board (SMC825A): Common Board Note. It is easy to find schematic parts by using Bookmarks on PDF...