Samsung S5PC110 Manual page 575

Risc microprocessor
Table of Contents

Advertisement

S5PC110_UM
1.4.1.6 Precharge Policy Configuration Register (PrechConfig, R/W, Address = 0xF000_0014,
0xF140_0014)
PRECHCONFIG
tp_cnt
[31:24]
Reserved
[23:16]
chip1_policy
[15:8]
chip0_policy
Bit
Timeout Precharge Cycles
0xn = n mclk cycles,
If the timeout precharge function (MemControl.tp_en) is
enabled and the timeout precharge counter becomes zero, the
controller forces the activated memory bank into the
precharged state. Refer to
Should be zero
Memory Chip1 Precharge Bank Selective Policy
0x0 = Open page policy
0x1 = Close page (auto precharge) policy
chip1_policy[n], n is the bank number of chip1.
Open Page Policy: After a READ or WRITE, the row accessed
before is left open.
Close Page (Auto Precharge) Policy: Right after a READ or
WRITE command, memory devices automatically precharges
the bank.
This is a bank selective precharge policy. For example, if
chip1_policy[2] is 0x0, bank2 of chip1 has an open page policy
and if chip1_policy[6] is 0x1, bank6 of chip1 has a close page
policy. Refer to
[7:0]
Memory chip0 Precharge Bank Selective Policy
0x0 = open page policy
0x1 = close page (auto precharge) policy
Chip0_policy[n], n is the bank number of chip0.
This is for memory chip0.
Description
"1.2.4.2 . Timeout
"1.2.4.1 Bank Selective Precharge
1 DRAM CONTROLLER
R/W
R/W
Precharge".
R/W
Policy".
R/W
Initial
State
0xFF
0x0
0x0
0x0
1-32

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents