Samsung S5PC110 Manual page 486

Risc microprocessor
Table of Contents

Advertisement

S5PC110_UM
2 CORESIGHT
Figure 2-1
DAP Connections Inside a SoC Cross Triggering
The Embedded Cross Trigger (ECT), comprising of the Cross Trigger Interface (CTI) and Cross Trigger Matrix
(CTM), provides a standard interconnect mechanism to pass debug or profiling events around the SoC.
The ECT provides a standard mechanism to connect different signal types. A set of standard triggers for cores are
predefined and you can add triggers for third party cores.
The ECT enables tool developers to supply a standard control dialog so that software programmers can connect
trigger events.
2.1.2.2 Trace
The CoreSight Design Kit provides components that support a standard infrastructure for the capture and
transmission of trace data, combination of multiple data streams by funneling together, and then output of data to
a trace port or storing in an on-chip buffer.
2-3

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents