Samsung S5PC110 Manual page 281

Risc microprocessor
Table of Contents

Advertisement

S5PC110_UM
2.2.60.3 External Interrupt Control Registers (EXT_INT_2_CON, R/W, Address = 0xE020_0E08)
EXT_INT_2_CON
Reserved
EXT_INT_2_CON[7]
Reserved
EXT_INT_2_CON[6]
Reserved
EXT_INT_2_CON[5]
Reserved
EXT_INT_2_CON[4]
Reserved
EXT_INT_2_CON[3]
Reserved
EXT_INT_2_CON[2]
Bit
[31]
Reserved
[30:28]
Sets the signaling method of EXT_INT[23]
000 = Low level
001 = High level
010 = Falling edge triggered
011 = Rising edge triggered
100 = Both edge triggered
101 ~ 111 = Reserved
[27]
Reserved
[26:24]
Sets the signaling method of EXT_INT[22]
000 = Low level
001 = High level
010 = Falling edge triggered
011 = Rising edge triggered
100 = Both edge triggered
101 ~ 111 = Reserved
[23]
Reserved
[22:20]
Sets the signaling method of EXT_INT[21]
000 = Low level
001 = High level
010 = Falling edge triggered
011 = Rising edge triggered
100 = Both edge triggered
101 ~ 111 = Reserved
[19]
Reserved
[18:16]
Sets the signaling method of EXT_INT[20]
000 = Low level
001 = High level
010 = Falling edge triggered
011 = Rising edge triggered
100 = Both edge triggered
101 ~ 111 = Reserved
[15]
Reserved
[14:12]
Sets the signaling method of EXT_INT[19]
000 = Low level
001 = High level
010 = Falling edge triggered
011 = Rising edge triggered
100 = Both edge triggered
101 ~ 111 = Reserved
[11]
Reserved
[10:8]
Sets the signaling method of EXT_INT[18]
000 = Low level
001 = High level
010 = Falling edge triggered
011 = Rising edge triggered
2 GENERAL PURPOSE INPUT/ OUTPUT
Description
Initial State
0
000
0
000
0
000
0
000
0
000
0
000
2-246

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents