Samsung S5PC110 Manual page 516

Risc microprocessor
Table of Contents

Advertisement

S5PC110_UM
Register
VIC0VECTPRIORITY23
VIC0VECTPRIORITY24
VIC0VECTPRIORITY25
VIC0VECTPRIORITY26
VIC0VECTPRIORITY27
VIC0VECTPRIORITY28
VIC0VECTPRIORITY29
VIC0VECTPRIORITY30
VIC0VECTPRIORITY31
VIC0ADDRESS
VIC0PERIPHID0
VIC0PERIPHID1
VIC0PERIPHID2
VIC0PERIPHID3
VIC0PCELLID0
VIC0PCELLID1
VIC0PCELLID2
VIC0PCELLID3
VIC1IRQSTATUS
VIC1FIQSTATUS
VIC1RAWINTR
VIC1INTSELECT
VIC1INTENABLE
VIC1INTENCLEAR
VIC1SOFTINT
VIC1SOFTINTCLEAR
VIC1PROTECTION
VIC1SWPRIORITYMASK
Address
R/W
0xF200_025C
R/W
0xF200_0260
R/W
0xF200_0264
R/W
0xF200_0268
R/W
0xF200_026C
R/W
0xF200_0270
R/W
0xF200_0274
R/W
0xF200_0278
R/W
0xF200_027C
R/W
0xF200_0F00
R/W
0xF200_0FE0
R
0xF200_0FE4
R
0xF200_0FE8
R
0xF200_0FEC
R
0xF200_0FF0
R
0xF200_0FF4
R
0xF200_0FF8
R
0xF200_0FFC
R
0xF210_0000
R
0xF210_0004
R
0xF210_0008
R
0xF210_000C
R/W
0xF210_0010
R/W
0xF210_0014
W
0xF210_0018
R/W
0xF210_001C
W
0xF210_0020
R/W
0xF210_0024
R/W
1 VECTORED INTERRUPT CONTROLLER
Description
Specifies the Vector Priority 23 Register
Specifies the Vector Priority 24 Register
Specifies the Vector Priority 25 Register
Specifies the Vector Priority 26 Register
Specifies the Vector Priority 27 Register
Specifies the Vector Priority 28 Register
Specifies the Vector Priority 29 Register
Specifies the Vector Priority 30 Register
Specifies the Vector Priority 31 Register
Specifies the Vector Address Register
Specifies the Peripheral Identification
Register bit 7:0
Specifies the Peripheral Identification
Register bit 15:9
Specifies the Peripheral Identification
Register bit 23:16
Specifies the Peripheral Identification
Register bit 31:24
Specifies the PrimeCell Identification
Register bit 7:0
Specifies the PrimeCell Identification
Register bit 15:9
Specifies the PrimeCell Identification
Register bit 23:16
Specifies the PrimeCell Identification
Register bit 31:24
Specifies the IRQ Status Register
Specifies the FIQ Status Register
Specifies the Raw Interrupt Status
Register
Specifies the Interrupt Select Register
Specifies the Interrupt Enable Register
Specifies the Interrupt Enable Clear
Register
Specifies the Software Interrupt Register
Specifies the Software Interrupt Clear
Register
Specifies the Protection Enable Register
Specifies the Software Priority Mask
Register
Reset Value
0xF
0xF
0xF
0xF
0xF
0xF
0xF
0xF
0xF
0x00000000
0x92
0x11
0x04
0x00
0x0D
0xF0
0x05
0xB1
0x00000000
0x00000000
-
0x00000000
0x00000000
-
0x00000000
-
0x0
0xFFFF
1-9

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents