Samsung S5PC110 Manual page 240

S5PC110_UM
2.2.55.80 GPIO Interrupt Control Registers (GPG0_INT_MASK, R/W, Address = 0xE020_0934)
GPG0_INT_MASK
Reserved
GPG0_INT_MASK[6]
GPG0_INT_MASK[5]
GPG0_INT_MASK[4]
GPG0_INT_MASK[3]
GPG0_INT_MASK[2]
GPG0_INT_MASK[1]
GPG0_INT_MASK[0]
2.2.55.81 GPIO Interrupt Control Registers (GPG1_INT_MASK, R/W, Address = 0xE020_0938)
GPG1_INT_MASK
Reserved
GPG1_INT_MASK[6]
GPG1_INT_MASK[5]
GPG1_INT_MASK[4]
GPG1_INT_MASK[3]
GPG1_INT_MASK[2]
GPG1_INT_MASK[1]
GPG1_INT_MASK[0]
Bit
[31:7] Reserved
[6] 0 = Enables Interrupt
1 = Masked
[5] 0 = Enables Interrupt
1 = Masked
[4] 0 = Enables Interrupt
1 = Masked
[3] 0 = Enables Interrupt
1 = Masked
[2] 0 = Enables Interrupt
1 = Masked
[1] 0 = Enables Interrupt
1 = Masked
[0] 0 = Enables Interrupt
1 = Masked
Bit
[31:7] Reserved
[6] 0 = Enables Interrupt
1 = Masked
[5] 0 = Enables Interrupt
1 = Masked
[4] 0 = Enables Interrupt
1 = Masked
[3] 0 = Enables Interrupt
1 = Masked
[2] 0 = Enables Interrupt
1 = Masked
[1] 0 = Enables Interrupt
1 = Masked
[0] 0 = Enables Interrupt
1 = Masked
2 GENERAL PURPOSE INPUT/ OUTPUT
Description
Description
Initial State
0
1
1
1
1
1
1
1
Initial State
0
1
1
1
1
1
1
1
2-205