Samsung S5PC110 Manual page 664

Risc microprocessor
Table of Contents

Advertisement

S5PC110_UM
4.5.2.12 ECC0/1 Error Status Register (NFECCERR0, R, Address = 0xB0E0_002C)
When ECC Type is 1-bit ECC
NFECCERR0
Reserved
ECCSDataAddr
ECCSBitAddr
ECCDataAddr
ECCBitAddr
ECCSprErrNo
ECCMainErrNo
NOTE: The above values are valid only when both ECC register and ECC status register have valid value.
When ECC Type is 4-bit ECC
NFECCERR0
MLCECCBusy
MLCECCReady
MLCFreePage
MLCECCError
MLCErrLocation2
Reserved
MLCErrLocation1
NOTE: These values are updated when ECCDecodeDone (NFSTAT[6]) is set ('1').
Bit
[31:25]
Reserved
[24:21]
In spare area, Indicates which number data is error
[20:18]
In spare area, Indicates which bit is error
[17:7]
In main data area, Indicates which number data is error
[6:4]
In main data area, Indicates which bit is error
[3:2]
Indicates whether spare area bit fail error occurred
00 = No Error
01 = 1-bit error(correctable)
10 = Multiple error
11 = ECC area error
[1:0]
Indicates whether main data area bit fail error occurred
00 = No Error
01 = 1-bit error(correctable)
10 = Multiple error
11 = ECC area error
Bit
[31]
Indicates the 4-bit ECC decoding engine is searching whether a
error exists or not
0 = Idle
1 = Busy
[30]
ECC Ready bit
[29]
Indicates the page data read from NAND flash has all 'FF' value.
[28:26]
4-bit ECC decoding result
000 = No error
001 = 1-bit error
010 = 2-bit error
011 = 3-bit error
100 = 4-bit error
101 = Uncorrectable
11x = reserved
[25:16]
Error byte location of 2nd bit error
[15:10]
Reserved
[9:0]
Error byte location of 1st bit error
Description
Description
4 NAND FLASH CONTROLLER
Initial State
0x00
0x0
000
0x7FF
111
00
10
Initial State
0
1
0
000
0x000
0x00
0x000
4-23

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents