Samsung S5PC110 Manual page 592

Risc microprocessor
Table of Contents

Advertisement

S5PC110_UM
Transaction
R/W
Master
ARM
R/W
MFC
R/W
G3D
R/W
FIMC0
R/W
FIMC1
R/W
FIMC2
R/W
JPEG
R/W
ROT
R/W
FIMD_W0
R/W
FIMD_W4
R/W
FIMD_W1
R/W
FIMD_W2
R/W
FIMD_W3
R/W
G2D
R/W
VP
R/W
MIXER_GRP0
R/W
MIXER_GRP1
R/W
SSYS
R/W
GSYS
R/W
ESYS0
R/W
ESYS1
R/W
CSYS
R/W
USYS
R/W
AUDIO
R/W
PDMA0
R/W
PDMA1
R/W
MDMA
R/W
Table 1-3
Master Transaction ID for DMC1 in S5PC110
Transaction ID
14'b000_0000_0xxx_x000
14'b000_000x_xxx0_1100
14'b000_000x_xxx1_0100
14'b00x_xxx0_0000_1011
14'b00x_xxx0_0100_1011
14'b00x_xxx0_1000_1011
14'b000_0000_1100_1011
14'b000_0001_0000_1011
14'b000_0000_0001_1011 FIMD window 0
14'b000_0001_0001_1011 FIMD window 4
14'b000_0000_0101_1011 FIMD window 1
14'b000_0001_0101_1011 FIMD window 2
14'b000_0010_0101_1011 FIMD window 3
14'b000_xxxx_1001_0011
14'b000_0xxx_x010_1011
14'b000_0000_0110_1011
14'b000_0000_1110_1011
14'b000_0000_0011_0011
14'b000_0000_0111_0011
14'b000_0000_1011_0011
14'b000_0000_1111_0011
14'b000_0001_0011_0011
14'b000_0001_0111_0011
14'b000_0001_1011_0011
14'b0xx_xx01_1111_0011
14'b0xx_xx11_1111_0011
14'b000_00xx_xx11_1011
1 DRAM CONTROLLER
Description
1-49

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents