Samsung S5PC110 Manual page 826

Risc microprocessor
Table of Contents

Advertisement

S5PC110_UM
1.6.1.8 Uart Modem Status Register
UMSTAT0, R, Address = 0xE290_001C
UMSTAT1, R, Address = 0xE290_041C
UMSTAT2, R, Address = 0xE290_081C
Reserved, Address = 0xE290_0C1C
There are three UART modem status registers in the UART block, namely, UMSTAT0, UMSTAT1 and UMSTAT2.
UMSTAT0
Reserved
Delta CTS
Reserved
Clear to Send
Bit
[31:5]
Reserved
[4]
This bit indicates that the nCTS input to the S5PC110 has
changed its state since the last time it was read by CPU. (Refer
Figure
1-9)
0 = Has not changed
1 = Has changed
[3:1]
Reserved
[0]
0 = CTS signal is not activated (nCTS pin is high)
1 = CTS signal is activated (nCTS pin is low)
Figure 1-9
1 UNIVERSAL ASYNCHRONOUS RECEIVER AND TRANSMITTER
Description
nCTS and Delta CTS Timing Diagram
Initial State
0
0
00
0
1-24

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents