Samsung S5PC110 Manual page 242

S5PC110_UM
2.2.55.84 GPIO Interrupt Control Registers (GPJ0_INT_MASK, R/W, Address = 0xE020_0944)
GPJ0_INT_MASK
Reserved
GPJ0_INT_MASK[7]
GPJ0_INT_MASK[6]
GPJ0_INT_MASK[5]
GPJ0_INT_MASK[4]
GPJ0_INT_MASK[3]
GPJ0_INT_MASK[2]
GPJ0_INT_MASK[1]
GPJ0_INT_MASK[0]
2.2.55.85 GPIO Interrupt Control Registers (GPJ1_INT_MASK, R/W, Address = 0xE020_0948)
GPJ1_INT_MASK
Reserved
GPJ1_INT_MASK[5]
GPJ1_INT_MASK[4]
GPJ1_INT_MASK[3]
GPJ1_INT_MASK[2]
GPJ1_INT_MASK[1]
GPJ1_INT_MASK[0]
Bit
[31:8] Reserved
[7] 0 = Enables Interrupt
[6] 0 = Enables Interrupt
[5] 0 = Enables Interrupt
[4] 0 = Enables Interrupt
[3] 0 = Enables Interrupt
[2] 0 = Enables Interrupt
[1] 0 = Enables Interrupt
[0] 0 = Enables Interrupt
Bit
[31:6] Reserved
[5] 0 = Enables Interrupt
1 = Masked
[4] 0 = Enables Interrupt
1 = Masked
[3] 0 = Enables Interrupt
1 = Masked
[2] 0 = Enables Interrupt
1 = Masked
[1] 0 = Enables Interrupt
1 = Masked
[0] 0 = Enables Interrupt
1 = Masked
2 GENERAL PURPOSE INPUT/ OUTPUT
Description
1 = Masked
1 = Masked
1 = Masked
1 = Masked
1 = Masked
1 = Masked
1 = Masked
1 = Masked
Description
Initial State
0
1
1
1
1
1
1
1
1
Initial State
0
1
1
1
1
1
1
2-207