Samsung S5PC110 Manual page 630

Risc microprocessor
Table of Contents

Advertisement

S5PC110_UM
C LK 2x
(I nternal)
C LK
nC E
nAVD
1 C lock
nOE
nWE
AD D R
D Q
R DY
C LK 2x
(I nternal)
C LK
nC E
nAVD
1 C lock
nOE
nWE
AD D R
D Q
R DY
1 C lock
1 C lock
V alid Address
Figure 3-14 OneNAND Interface Asynchronous Read Timing
1 C lock
1 C lock
V alid Address
Figure 3-15 OneNAND Interface Asynchronous Write Timing
(nOE Low Length + 2) C locks
tAC C
nWE Low Lengt h C locks
Valid Write Dat a
3 ONENAND CONTROLLER
Async. Read D ata
Sampling Timing
nOE H igh Length
Clocks
Valid R ead Dat a
nWE High Length Clocks
3-28

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents