Samsung S5PC110 Manual page 888

Risc microprocessor
Table of Contents

Advertisement

S5PC110_UM
Register
DIEPTXF7
0xEC00_011C
DIEPTXF8
0xEC00_0120
DIEPTXF9
0xEC00_0124
DIEPTXF10
0xEC00_0128
DIEPTXF11
0xEC00_012C
DIEPTXF12
0xEC00_0130
DIEPTXF13
0xEC00_0134
DIEPTXF14
0xEC00_0138
DIEPTXF15
0xEC00_013C
Host Mode Registers (Host Global Registers)
HCFG
0xEC00_0400
HFIR
0xEC00_0404
HFNUM
0xEC00_0408
HPTXSTS
0xEC00_0410
HAINT
0xEC00_0414
HAINTMSK
0xEC00_0418
Host Mode Registers (Host Port Control and Status Registers)
HPRT
0xEC00_0440
Host Mode Registers (Host Channel-Specific Registers)
HCCHAR0
0xEC00_0500
HCSPLT0
0xEC00_0504
HCINT0
0xEC00_0508
HCINTMSK0
0xEC00_050C
HCTSIZ0
0xEC00_0510
HCDMA0
0xEC00_0514
Address
R/W
Size Register
R/W Specifies the Device IN Endpoint Transmit FIFO-7
Size Register
R/W Specifies the Device IN Endpoint Transmit FIFO-8
Size Register
R/W Specifies the Device IN Endpoint Transmit FIFO-9
Size Register
R/W Specifies the Device IN Endpoint Transmit FIFO-10
Size Register
R/W Specifies the Device IN Endpoint Transmit FIFO-11
Size Register
R/W Specifies the Device IN Endpoint Transmit FIFO-12
Size Register
R/W Specifies the Device IN Endpoint Transmit FIFO-13
Size Register
R/W Specifies the Device IN Endpoint Transmit FIFO-14
Size Register
R/W Specifies the Device IN Endpoint Transmit FIFO-15
Size Register
R/W Specifies the Host Configuration Register
R/W Specifies the Host Frame Interval Register
R
Specifies the Host Frame Number/Frame Time
Remaining Register
R
Specifies the Host Periodic Transmit FIFO/Queue
Status Register
R
Specifies the Host All Channels Interrupt Register
R/W Specifies the Host All Channels Interrupt Mask
Register
R/W Specifies the Host Port Control and Status Register
R/W Specifies the Host Channel 0 Characteristics
Register
R/W Specifies the Host Channel 0 Spilt Control Register
R/W Specifies the Host Channel 0 Interrupt Register
R/W Specifies the Host Channel 0 Interrupt Mask
Register
R/W Specifies the Host Channel 0 Transfer Size
Register
R/W Specifies the Host Channel 0 DMA Address
Description
5 USB2.0 HS OTG
Reset Value
0x0300_3400
0x0300_3700
0x0300_3A00
0x0300_3D00
0x0300_4000
0x0300_4300
0x0300_4600
0x0300_4900
0x0300_4C00
0x0020_0000
0x0000_0B8F
0x0000_0000
0x0008_0300
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
5-12

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents