S5PC110_UM
1 DMA CONTROLLER
1
DMA CONTROLLER
1.1 OVERVIEW OF DMA CONTROLLER
S5PC110 supports two Direct Memory Access (DMA) tops: one for Memory-to-Memory (M2M) transfer
(DMA_mem) and other for Peripheral-to-memory transfer and vice-versa (DMA_peri). The M2M DMA top consists
of PL330 and some logics. On the other hand, Peri DMA top consists of two PL330s (DMA0 and DMA1) and
dma_map.
Figure 1-1
Two DMA Tops
All peripherals must be set as non-secure at TrustZone Protection Controller (TZPC) module, since DMA_peri
operates only as non-secure.
The bus interface of PL330 is AXI, so that DMA_mem and DMA_peri are attached to AXI_B0 and AXI_B1
respectively (For more information, refer to Section, "3-1.Bus Configuration").
1-1