Samsung S5PC110 Manual page 942

Risc microprocessor
Table of Contents

Advertisement

S5PC110_UM
DCFG
Bit
PerFrInt
[12:11] Periodic Frame Interval
DevAddr
[10:4]
Reserved
[3]
NZSts
[2]
OUTHShk
DevSpd
[1:0]
Indicates the time within a (micro) frame at which the application
must be notified using the End Of Periodic Frame Interrupt. This can
be used to determine if all the isochronous traffic for that (micro)
frame is complete.
2'b00: 80% of the (micro) frame interval
2'b01: 85%
2'b10: 90%
2'b11: 95%
Device Address
The application must program this field after every SetAddress
control command.
-
Non-Zero-Length Status OUT Handshake
The application uses this field to select the handshake that the core
sends on receiving a nonzero-length data packet during the OUT
transaction of a control transfer's Status stage.
1'b0: Sends a STALL handshake on a nonzero-length status OUT
transaction and do not send the received OUT packet to the
application.
1'b1: Sends the received OUT packet to the application and send a
handshake based on the NAK and STALL bits for the endpoint in the
Device Endpoint Control register.
Device Speed.
Indicates the speed at which the application requires the core to
enumerate, or the maximum speed the application supports.
However the actual bus speed is determined only after the chirp
sequence is complete, and is based on the speed of the USB host to
which the core is connected.
2'b00: High speed (USB 2.0 PHY clock is 30 MHz or 60 MHz)
2'b01: Full speed (USB 2.0 PHY clock is 30 MHz or 60 MHz)
2'b10: Low speed (USB 1.1 transceiver clock is 6 MHz).
If you select 6 MHz LS mode, you must do a soft reset.
2'b11: Full speed (USB 1.1 transceiver clock is 48 MHz).
Description
5 USB2.0 HS OTG
R/W
Initial State
R/W
2'h0
R/W
7'h0
-
1'b0
R/W
1'b0
R/W
2'b0
5-66

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents