Samsung S5PC110 Manual page 237

S5PC110_UM
2.2.55.74 GPIO Interrupt Control Registers (GPE0_INT_MASK, R/W, Address = 0xE020_091C)
GPE0_INT_MASK
Reserved
GPE0_INT_MASK[7]
GPE0_INT_MASK[6]
GPE0_INT_MASK[5]
GPE0_INT_MASK[4]
GPE0_INT_MASK[3]
GPE0_INT_MASK[2]
GPE0_INT_MASK[1]
GPE0_INT_MASK[0]
2.2.55.75 GPIO Interrupt Control Registers (GPE1_INT_MASK, R/W, Address = 0xE020_0920)
GPE1_INT_MASK
Reserved
GPE1_INT_MASK[4]
GPE1_INT_MASK[3]
GPE1_INT_MASK[2]
GPE1_INT_MASK[1]
GPE1_INT_MASK[0]
Bit
[31:8] Reserved
[7] 0 = Enables Interrupt
1 = Masked
[6] 0 = Enables Interrupt
1 = Masked
[5] 0 = Enables Interrupt
1 = Masked
[4] 0 = Enables Interrupt
1 = Masked
[3] 0 = Enables Interrupt
1 = Masked
[2] 0 = Enables Interrupt
1 = Masked
[1] 0 = Enables Interrupt
1 = Masked
[0] 0 = Enables Interrupt
1 = Masked
Bit
[31:5] Reserved
[4] 0 = Enables Interrupt
1 = Masked
[3] 0 = Enables Interrupt
1 = Masked
[2] 0 = Enables Interrupt
1 = Masked
[1] 0 = Enables Interrupt
1 = Masked
[0] 0 = Enables Interrupt
1 = Masked
2 GENERAL PURPOSE INPUT/ OUTPUT
Description
Description
Initial State
0
1
1
1
1
1
1
1
1
Initial State
0
1
1
1
1
1
2-202