Samsung S5PC110 Manual page 221

Risc microprocessor
Table of Contents

Advertisement

S5PC110_UM
2.2.55.49 GPIO Interrupt Control Registers (GPG0_INT_FLTCON0, R/W, Address = 0xE020_0868)
GPG0_INT_FLTCON0
FLTEN14[3]
FLTWIDTH14[3]
FLTEN14[2]
FLTWIDTH14[2]
FLTEN14[1]
FLTWIDTH14[1]
FLTEN14[0]
FLTWIDTH14[0]
2.2.55.50 GPIO Interrupt Control Registers (GPG0_INT_FLTCON1, R/W, Address = 0xE020_086C)
GPG0_INT_FLTCON1
Reserved
FLTEN14[6]
FLTWIDTH14[6]
FLTEN14[5]
FLTWIDTH14[5]
FLTEN14[4]
FLTWIDTH14[4]
Bit
[31]
Filter Enable for GPG0_INT[3]
0 = Disables
1 = Enables
[30:24]
Filtering width of GPG0_INT[3]
This value is valid when FLTSEL14 is 1.
[23]
Filter Enable for GPG0_INT[2]
0 = Disables
1 = Enables
[22:16]
Filtering width of GPG0_INT[2]
This value is valid when FLTSEL14 is 1.
[15]
Filter Enable for GPG0_INT[1]
0 = Disables
1 = Enables
[14:8]
Filtering width of GPG0_INT[1]
This value is valid when FLTSEL14 is 1.
[7]
Filter Enable for GPG0_INT[0]
0 = Disables
1 = Enables
[6:0]
Filtering width of GPG0_INT[0]
This value is valid when FLTSEL14 is 1.
Bit
[31:24]
Reserved
[23]
Filter Enable for GPG0_INT[6]
0 = Disables
1 = Enables
[22:16]
Filtering width of GPG0_INT[6]
This value is valid when FLTSEL14 is 1.
[15]
Filter Enable for GPG0_INT[5]
0 = Disables
1 = Enables
[14:8]
Filtering width of GPG0_INT[5]
This value is valid when FLTSEL14 is 1.
[7]
Filter Enable for GPG0_INT[4]
0 = Disables
1 = Enables
[6:0]
Filtering width of GPG0_INT[4]
This value is valid when FLTSEL14 is 1.
2 GENERAL PURPOSE INPUT/ OUTPUT
Description
Description
Initial State
0
0
0
0
0
0
0
0
Initial State
0
0
0
0
0
0
0
2-186

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents