Samsung S5PC110 Manual page 887

Risc microprocessor
Table of Contents

Advertisement

S5PC110_UM
5.8 REGISTER DESCRIPTION
5.8.1 REGISTER MAP
Register
USB PHY Control Registers
UPHYPWR
0xEC10_0000
UPHYCLK
0xEC10_0004
URSTCON
0xEC10_0008
UPHYTUNE1
0xEC10_0020
UPHYTUNE0
0xEC10_0024
OTG LINK Core Registers (Core Global Registers)
GOTGCTL
0xEC00_0000
GOTGINT
0xEC00_0004
GAHBCFG
0xEC00_0008
GUSBCFG
0xEC00_000C
GRSTCTL
0xEC00_0010
GINTSTS
0xEC00_0014
GINTMSK
0xEC00_0018
GRXSTSR
0xEC00_001C
GRXSTSP
0xEC00_0020
GRXFSIZ
0xEC00_0024
GNPTXFSIZ
0xEC00_0028
GNPTXSTS
0xEC00_002C
GLPMCFG
0xEC00_0054
HPTXFSIZ
0xEC00_0100
DIEPTXF1
0xEC00_0104
DIEPTXF2
0xEC00_0108
DIEPTXF3
0xEC00_010C
DIEPTXF4
0xEC00_0110
DIEPTXF5
0xEC00_0114
DIEPTXF6
0xEC00_0118
Table 5-1
Register Summary of HS USB PHY Controller
Address
R/W
R/W Specifies the USB PHY Power Control Register
R/W Specifies the USB PHY Clock Control Register
R/W Specifies the USB Reset Control Register
R/W Specifies the USB PHY1 Tuning Register
R/W Specifies the USB PHY0 Tuning Register
R/W Specifies the OTG Control and Status Register
R/W Specifies the OTG Interrupt Register
R/W Specifies the Core AHB Configuration Register
R/W Specifies the Core USB Configuration Register
R/W Specifies the Core Reset Register
R/W Specifies the Core Interrupt Register
R/W Specifies the Core Interrupt Mask Register
R
Specifies the Receive Status Debug Read Register
R
Specifies the Receive Status Read/Pop Register
R/W Specifies the Receive FIFO Size Register
R/W Specifies the Non-Periodic Transmit FIFO Size
Register
R
Specifies the Non-Periodic Transmit FIFO/Queue
Status Register
R/W Specifies the Core LPM configuration Register
R/W Specifies the Host Periodic Transmit FIFO Size
Register
R/W Specifies the Device IN Endpoint Transmit FIFO-1
Size Register
R/W Specifies the Device IN Endpoint Transmit FIFO-2
Size Register
R/W Specifies the Device IN Endpoint Transmit FIFO-3
Size Register
R/W Specifies the Device IN Endpoint Transmit FIFO-4
Size Register
R/W Specifies the Device IN Endpoint Transmit FIFO-5
Size Register
R/W Specifies the Device IN Endpoint Transmit FIFO-6
Description
5 USB2.0 HS OTG
Reset Value
0x0000_01F9
0x0000_0000
0x0000_0009
0x0009_19B3
0x0009_19B3
0x0001_0000
0x0000_0000
0x0000_0000
0x0000_1408
0x8000_0000
0x0400_0020
0x0000_0000
-
-
0x0000_1F00
0x1F00_1F00
0x0008_1F00
0x0000_0000
0x0300_5A00
0x0300_2200
0x0300_2500
0x0300_2800
0x0300_2B00
0x0300_2E00
0x0300_3100
5-11

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents