Load Timer Register (Load_Tim) - Texas Instruments OMAP5910 Technical Reference Manual

Dual-core
Hide thumbs Also See for OMAP5910:
Table of Contents

Advertisement

Table 6–13. Load Timer Register (LOAD_TIM)
Bit
Name
15–0
LOAD_TIM
Table 6–14. Read Timer Register (READ_TIM)
Bit
Name
15–0
VALUE_TIM
Table 6–15. Timer Mode Register (TIMER_MODE)
Bit
Name
15
WATCHDOG
14–8
RESERVED
7–0
WATCHDOG_DIS
Description
General-purpose timer:
This value is loaded when timer passes through 0 or when it
starts.
Watchdog timer:
Reload timer with this value.
Description
Read timer value
Value
Description
Write access
1
Switchback timer mode to watchdog. Writing a 0 in
this bit has no effect.
Write access only
Writing a predefined sequence (0xF5) followed by
0xA0 in this field disables the watchdog.
Functionality:
After receiving 0xF5, if the second write access is
different from 0xA0, the MPU core is reset.
Watchdog Timer
MPU Private Peripherals
Reset
Value
FFFF
Reset
Value
FFFF
Reset
Value
1
NA
6-13

Advertisement

Table of Contents
loading

Table of Contents