Ram Entry Register Msb (Read_Ram_H_Reg) - Offset Address (Hex): 4C; Ram Entry Register Lsb (Read_Ram_L_Reg) - Offset Address (Hex) - Texas Instruments OMAP5910 Technical Reference Manual

Dual-core
Hide thumbs Also See for OMAP5910:
Table of Contents

Advertisement

DSP Memory Management Unit
Table 2–45. CAM Entry Register LSB (CAM_CAM_L_REG) – Offset Address (hex): 48
(Continued)
Bit
Value
Function
3
Preserved bit
0
CAM entry not preserved
1
CAM entry preserved
2
Valid bit:
0
CAM entry not valid
1
CAM entry valid
1–0
00
Section (1 MB)
01
Large pages (64 KB)
10
Small pages (4 KB)
11
Tiny page (1 KB)
Table 2–46. RAM Entry Register MSB (READ_RAM_H_REG) – Offset Address (hex): 4C
Bit
Function
15–0
MSB physical address
Table 2–47. RAM Entry Register LSB (READ_RAM_L_REG) – Offset Address (hex): 50
Bit
Function
15–10
LSB physical address
9–8
Access permission bits
7–0
Reserved
2-54
Value at
Hardware
Size
Access
Reset
1
R/W
1
R
2
R/W
Value at
Hardware
Size
Access
Reset
16
R/W
Value at
Hardware
Size
Access
Reset
6
R/W
2
R/W
8
0
0
0
0
0
0

Advertisement

Table of Contents
loading

Table of Contents