Mpui Registers - Texas Instruments OMAP5910 Technical Reference Manual

Dual-core
Hide thumbs Also See for OMAP5910:
Table of Contents

Advertisement

2.9.2

MPUI Registers

Table 2–48. MPUI Registers
Register Name
CTRL_REG
DEBUG_ADDR
DEBUG_DATA
DEBUG_FLAG
STATUS_REG
DSP_STATUS_REG
DSP_BOOT_CONFIG
DSP_API_CONFIG
In SAM, all the DSP internal memory is accessible by the MPUI interface. If
both the DSP and the MPU controllers (TI925T and system DMA) access the
same memory at the same time, priority is given to the DSP controllers. The
access is synchronized to the internal DSP CPU clock.
HOM is more efficient than SAM, because there is no synchronization in-
volved. However, HOM depends on the host operating frequency, which is nor-
mally slower than the internal DSP CPU clock. The system software can switch
between HOM and SAM or vice versa, if desired, and it is up to the software
to manage the system resources.
Note: MPUI Port Accesses
MPUI port accesses to the DSP subsystem external address space via the
DSP MMU are not supported. MPU and system DMA should access all traffic
controller resources (EMIFS, EMIFF, and IMIF) directly through the traffic
controller and not via the MPUI port and DSP MMU.
Table 2–48 lists the MPUI registers. Table 2–49 through Table 2–56 describe
the register bits.
Description
Control
Debug address—has the address from
last operation in case an abort occurs.
Debug data —has the data from last op-
eration in case an abort occurs.
Debug flag
MPUIF status
Current DSP status
Boot DSP configuration
MPUI size information
Address
R/W
Size
(FFFE:x)
R/W
32 bits
C900
R
32 bits
C904
R
32 bits
C908
R
32 bits
C90C
R
32 bits
C910
R
32 bits
C914
R/W
32 bits
C918
R/W
32 bits
C91C
MPU Subsystem
MPU Interface
Reset Value
0x0003
FF1F
0x00FF
FFFF
0xFFFF
FFFF
0x0000
0000
0x0000
1FFF
U
0x0000
0000
0x0000
FFFF
2-57

Advertisement

Table of Contents
loading

Table of Contents