Master Transmitter Mode, Rm = 0, Interrupt - Texas Instruments OMAP5910 Technical Reference Manual

Dual-core
Hide thumbs Also See for OMAP5910:
Table of Contents

Advertisement

Inter-Integrated Circuit Controller
Figure 7–37. Master Transmitter Mode, RM = 0, Interrupt
Read I 2 C_STAT.
No
Write I 2 C_CON
Read I 2 C_STAT.
STT and STP are
cleared to 0 by hardware.
7-94
[EXPECTED COMMAND]
Start
At the beginning,
(STT,STP) = (1.0), (1.1), (1.0), (1.1)
in the middle,
(STT, STP) = (0.0), (0.1)
At the end,
Is
(STT, STP) = (0.1)
Bus free
(BB=0)
[EXPECTED I 2 C_IE]
?
I 2 C_IE = 11111b
Yes
Set appropriate values to every
bit of I 2 C_CON. I 2 C_EN bit must be set
with 8603h.
to 1 to take I 2 C out of reset condition. Setting
I 2 C_EN and setting other mode bits can be done
simultaneously.
Is
interrupt
received
No
?
Is
Yes
ACK returned
(NACK=0)
?
No
Reprogram
the registers.
STT = 1
No
STP = 1
(new start)
?
?
Yes
End
Are
n bytes
No
transferred
(ARDY=1)
?
Yes
No
Yes
The I 2 C goes into slave receiver mode.
Is
send data
No
being requested
(XRDY=1)
?
Yes
Write I 2 C_DATA.

Advertisement

Table of Contents
loading

Table of Contents