Interrupt Handler Level 2 Registers - Texas Instruments OMAP5910 Technical Reference Manual

Dual-core
Hide thumbs Also See for OMAP5910:
Table of Contents

Advertisement

Interrupt Handlers
Table 8–22. Interrupt Handler Level 2 Registers
Register Name
Description
ITR
Interrupt
MIR
Interrupt mask
SIR_IRQ
Interrupt encoded source (IRQ)
SIR_FIQ
Interrupt encoded source (FIQ)
CONTROL_REG
Interrupt control
ISR
Software interrupt set
ILR0
Interrupt priority level bit 0
ILR1
Interrupt priority level bit 1
ILR2
Interrupt priority level bit 2
ILR3
Interrupt priority level bit 3
ILR4
Interrupt priority level bit 4
ILR5
Interrupt priority level bit 5
ILR6
Interrupt priority level bit 6
ILR7
Interrupt priority level bit 7
ILR8
Interrupt priority level bit 8
ILR9
Interrupt priority level bit 9
ILR10
Interrupt priority level bit 10
ILR11
Interrupt priority level bit 11
ILR12
Interrupt priority level bit 12
ILR13
Interrupt priority level bit 13
ILR14
Interrupt priority level bit 14
ILR15
Interrupt priority level bit 15
8-20
Default
Read/
Value
Write
00000000
R/W
16 bits
FFFFFFFF
R/W
16 bits
00
R
00
R
0
R/W
00000000
R/W
16 bits
00
R/W
00
R/W
00
R/W
00
R/W
00
R/W
00
R/W
00
R/W
00
R/W
00
R/W
00
R/W
00
R/W
00
R/W
00
R/W
00
R/W
00
R/W
00
R/W
DSP
Size
Address
0x004800
0x004802
4 bits
0x004804
4 bits
0x004806
2 bits
0x004808
0x00480A
6 bits
0x00480C
6 bits
0x00480E
6 bits
0x004810
6 bits
0x004812
6 bits
0x004814
6 bits
0x004816
6 bits
0x004818
6 bits
0x00481A
6 bits
0x00481C
6 bits
0x00481E
6 bits
0x004820
6 bits
0x004822
6 bits
0x004824
6 bits
0x004826
6 bits
0x004828
6 bits
0x00482A

Advertisement

Table of Contents
loading

Table of Contents