Omap5910 Generic Pin Multiplexing And Pullup/Pulldown Control - Texas Instruments OMAP5910 Technical Reference Manual

Hide thumbs Also See for OMAP5910:

Table of Contents

OMAP5910 Generic Pin Multiplexing and Pullup/Pulldown Control

OMAP5910 with early development devices. The OMAP5910 configuration

registers have no effect on the compatibility mode. The firmware must first

write 0x0000EAEFh to the COMP_MODE_CTRL_0 register to utilize the pin

multiplexing and device configuration features available in native mode. Be

careful when enabling the native mode.

All OMAP5910 configuration registers reset to 0x0000h at power-on reset. It

is advisable to follow the following procedure before enabling the OMAP5910

1) Determine the desired values for each OMAP5910 configuration register.

2) Program the desired values by writing to the appropriate register.

3) Program the COMP_MODE_CTRL_0 register to 0x0000EAEFh.

4) The desired modes are now active.

This procedure allows the user to select all OMAP5910 configuration settings

with a series of register writes, then to enable all of the modes simultaneously.

The OMAP5910 configuration module was developed with future versions of

OMAP5910 in mind. To enable software compatibility between OMAP5910

and future versions, this module allows for up to eight multiplexing options on

all device pins and independent pin-by-pin pulldown control except:

Flash memory

Power and ground pins

Analog I/O functions

Test and emulation pins

The OMAP5910 FUNC_MUX_CTRL (3 – D) registers control this generic func-

tional pin multiplexing. The OMAP5910 PULL_DWN_CTRL (0 – 3) registers

control the independent pin-by-pin pulldown enables.

For more information on what functional multiplexing is available on the

OMAP5910, see Appendix A, Input/Output Descriptions. Once the desired

functionality is determined, the OMAP5910 FUNC_MUX_CTRL (3 – D) regis-

ters can be programmed to correspond to the chosen multiplexing. The value

for the three FUNC_MUX_CTRL register bits that correspond to a given pin

can be determined in Table 6–25.

Configuration Module

MPU Private Peripherals