Registers Accessible From Tipb - Texas Instruments OMAP5910 Technical Reference Manual

Dual-core
Hide thumbs Also See for OMAP5910:
Table of Contents

Advertisement

HDQ and 1-Wire Protocols
Table 7–145. Registers Accessible From TIPB
Bit
Name
TX write
31–24
data
23–16
15–8
7–0
31–24
RX buffer
register
23–16
15–8
7–0
31–24
Interrupt
status
register
23–16
15–8
7–3
2
1
0
7-196
Value
Description
Reserved—read aliased to bits 7:0,
writes ignored
Reserved—read aliased to bits 7:0,
writes ignored
Reserved—read aliased to bits 7:0,
writes ignored
Write data
(Used in both HDQ and 1-Wire
modes)
Reserved—read aliased to bits 7:0,
writes ignored
Reserved—read aliased to bits 7:0,
writes ignored
Reserved—read aliased to bits 7:0,
writes ignored
Next received character.
Bit is set to 1 if cause of interrupt.
Read of the clears all interrupts that
have been set.
Reserved—read aliased to bits 7:0,
writes ignored
Reserved—read aliased to bits 7:0,
writes ignored
Reserved—read aliased to bits 7:0,
writes ignored
Reserved—read 0s, writes ignored
TX completed
Read complete
Presence detect/time-out: In 1-Wire
mode this is due to presence detect,
and in HDQ mode this is due to
time-out on read.
Access Type
Reset
at Address
Value
Read/Write
0000h
at 8h00
Read only
Unknown (read
at 8h04
only when data is
ready)
ready)
Read only/
read to clear
at 8h0C
0
0
0
0

Advertisement

Table of Contents
loading

Table of Contents