Possible Dma Transfers - Texas Instruments OMAP5910 Technical Reference Manual

Dual-core
Hide thumbs Also See for OMAP5910:
Table of Contents

Advertisement

DMA Controller
Table 3–3. Possible DMA Transfers
3-18
Data transfers among the SARAM, DARAM, EMIF, and PERIPH ports can
occur in six independent DMA channels. Transfers between the MPUI port and
memory ports (SARAM, DARAM, and EMIF) occur on a unique seventh chan-
nel dedicated to MPU operations. Transfers between the MPU and DSP
peripherals are supported by a direct connection that does not involve the DSP
DMA controller (see Section 3.6, MPU Interface). Each channel is controlled
by a set of configuration registers, where software sets up the transfer
parameters, such as length, source address, and destination address. These
registers are accessed in I/O space by the DSP via the TIPB bridge.
It is possible for multiple channels (or for one or more channels and the MPUI)
to request access to the same standard port at the same time (see Table 3–3
and Figure 3–8). To arbitrate simultaneous requests, the DMA controller has
one programmable service chain that is used by each of the standard ports.
The complete operation of the OMAP5910 DSP DMA controller is described
in detail in the Direct Memory Access (DMA) Controller section of the
TMS320C55x Peripherals Reference Guide (literature number SPRU317).
The OMAP5910 DSP DMA controller is consistent with SPRU317 with the
following exceptions and clarifications:
-
All references to EHPI (enhanced host port interface) are equivalent to
MPUI (MPU interface) on OMAP5910.
-
References to the EHPI_PRIO and EHPI_EXCL bits in the DMA_GCR
register are equivalent to the MPUI_PRIO and MPUI_EXCL bits on
OMAP5910
-
Clarification of DMA channel syncronization is described in Section 3.4.2.
SRC\DST
SARAM
SARAM
Chan 0-5
DARAM
Chan 0-5
EMIF
Chan 0-5
Peripheral
Chan 0-5
MPUI
MPU Chan
Note:
MPU transfers data to and from DSP peripherals via direct connection.
DARAM
EMIF
Chan 0-5
Chan 0-5
Chan 0-5
Chan 0-5
Chan 0-5
Chan 0-5
Chan 0-5
Chan 0-5
MPU Chan
MPU Chan
Peripheral
MPUI
Chan 0-5
MPU Chan
Chan 0-5
MPU Chan
Chan 0-5
MPU Chan
Chan 0-5
Direct
Direct
NA

Advertisement

Table of Contents
loading

Table of Contents