Transmit Control Register 1 Configuration (Dsp_Write(0X0000) => Xcr1); Transmit Control Register 2 Configuration (Dsp_Write(0X0000) => Xcr2) - Texas Instruments OMAP5910 Technical Reference Manual

Dual-core
Hide thumbs Also See for OMAP5910:
Table of Contents

Advertisement

9.4.4.4
Transmit Control Register Configuration
Table 9–19. Transmit Control Register 1 Configuration (DSP_Write(0x0000) => XCR1)
Bit
Config Value
15
0b
14–8
000 0000b
7–5
000b
4–0
0 0000b
Table 9–20. Transmit Control Register 2 Configuration (DSP_Write(0x0000) => XCR2)
Bit
Config Value
15
0b
14–8
000 0000b
7–5
000b
4–3
00b
2
0b
1–0
00b
The values of RWDLEN1, 2 and XWDLEN1, 2 must be set to the same value
in SPI mode.
DSP_Write(0x0000) => XCR1; set up XCR1 per below configuration.
Description
Reserved
Set transmit frame length as one word per frame
Set transmit word length as 8 bits per frame
Reserved
DSP_Write(0x0000) => XCR2; set up XCR2 per below configuration.
Description
Set single-phase frame
Don't care for single phase frame
Don't care for single phase frame
Set no companding data and transfer start with MSB first
Set FSX not ignore after the first resets the transfer
Set data delay as 0 bit
DSP Public Peripherals
McBSP3
9-19

Advertisement

Table of Contents
loading

Table of Contents