Generic Channels
5.3.1.2
Transfer Control
Figure 5–5. Basic Flow of DMA Transfer
5-10
Interrupt
generated
MPU loads the
transfer
configuration
registers.
DMA channel
IDLE
DMA request
Synchronized
Yes
request?
Hardware
Yes
signal OK?
Transfer one
element/frame
Transfer
Yes
completed
No request
No
No
No