Basic Flow Of Dma Transfer; Dma Request - Texas Instruments OMAP5910 Technical Reference Manual

Dual-core
Hide thumbs Also See for OMAP5910:
Table of Contents

Advertisement

Generic Channels
5.3.1.2
Transfer Control
Figure 5–5. Basic Flow of DMA Transfer
5-10
Interrupt
generated
MPU loads the
transfer
configuration
registers.
DMA channel
IDLE

DMA request

Synchronized
Yes
request?
Hardware
Yes
signal OK?
Transfer one
element/frame
Transfer
Yes
completed
No request
No
No
No

Advertisement

Table of Contents
loading

Table of Contents