Interrupt Masks Register (Interrupts_Reg) - Texas Instruments OMAP5910 Technical Reference Manual

Dual-core
Hide thumbs Also See for OMAP5910:
Table of Contents

Advertisement

Multichannel Serial Interfaces
Table 9–32. Interrupt Masks Register (INTERRUPTS_REG)
Bit
Name
15–11
Unused
10
mask_it_error
9
mask_it_tx
8
mask_it_rx
7–4
Number channel for it_tx
3–0
Number channel for it_rx Channel number for receive interrupt
Table 9–33. Main Parameters Register (MAIN_PARAMETERS__REG)
Bit
Name
15–14
DMA enable
13–11
Reserved
10
fsynch_polarity
9
fsynch_mode
9-46
Description
Mask of frame duration error interrupt (active
at 0)
Mask of transmit interrupt (active at 0)
Mask of receive interrupt (active at 0)
Channel number for transmit interrupt
generation
(0 <=Nb_chan <= 15)
generation
(0 <= Nb_chan <=15)
Value
Description
Enable bits for DMA:
00
Normal mode (No DMA)
01
DMA transmit mode, normal receive mode
10
Normal transmit mode, DMA receive mode
11
DMA transmit and receive mode
Reserved bits. These bits should always be
written as 0.
Frame-synchronization pulse polarity
0
Positive
1
Negative
Frame-synchronization pulse position
0
Normal
1
Alternate
Hardware
Access
Reset
R
0000 0
R/W
0
R/W
0
R/W
0
R/W
0000
R/W
0000
Hardware
Access
Reset
R/W
00
R/W
000
R/W
0
R/W
0

Advertisement

Table of Contents
loading

Table of Contents