Texas Instruments TMS320F28069 Manual

Texas Instruments TMS320F28069 Manual

Tms320f2806x series

Advertisement

Quick Links

1 Device Overview

1.1

Features

1
• High-Efficiency 32-Bit CPU (TMS320C28x)
– 90 MHz (11.11-ns Cycle Time)
– 16 × 16 and 32 × 32 Multiply and Accumulate
(MAC) Operations
– 16 × 16 Dual MAC
– Harvard Bus Architecture
– Atomic Operations
– Fast Interrupt Response and Processing
– Unified Memory Programming Model
– Code-Efficient (in C/C++ and Assembly)
• Floating-Point Unit (FPU)
– Native Single-Precision Floating-Point
Operations
• Programmable Control Law Accelerator (CLA)
– 32-Bit Floating-Point Math Accelerator
– Executes Code Independently of the Main CPU
• Viterbi, Complex Math, CRC Unit (VCU)
– Extends C28x Instruction Set to Support
Complex Multiply, Viterbi Operations, and Cyclic
Redundency Check (CRC)
• Embedded Memory
– Up to 256KB of Flash
– Up to 100KB of RAM
– 2KB of One-Time Programmable (OTP) ROM
• 6-Channel Direct Memory Access (DMA)
• Low Device and System Cost
– Single 3.3-V Supply
– No Power Sequencing Requirement
– Integrated Power-on Reset and Brown-out
Reset
– Low-Power Operating Modes
– No Analog Support Pin
• Endianness: Little Endian
• JTAG Boundary Scan Support
– IEEE Standard 1149.1-1990 Standard Test
Access Port and Boundary Scan Architecture
• Clocking
– Two Internal Zero-Pin Oscillators
– On-Chip Crystal Oscillator/External Clock Input
– Watchdog Timer Module
– Missing Clock Detection Circuitry
• Peripheral Interrupt Expansion (PIE) Block That
Supports All Peripheral Interrupts
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
Sample &
Product
Buy
Folder
TMS320F28069, TMS320F28068, TMS320F28067, TMS320F28066
TMS320F28065, TMS320F28064, TMS320F28063, TMS320F28062
TMS320F2806x Piccolo™ Microcontrollers
Tools &
Technical
Software
Documents
SPRS698F – NOVEMBER 2010 – REVISED MARCH 2016
• Three 32-Bit CPU Timers
• Advanced Control Peripherals
• Up to 8 Enhanced Pulse-Width Modulator (ePWM)
Modules
– 16 PWM Channels Total (8 HRPWM-Capable)
– Independent 16-Bit Timer in Each Module
• Three Input Enhanced Capture (eCAP) Modules
• Up to 4 High-Resolution Capture (HRCAP)
Modules
• Up to 2 Enhanced Quadrature Encoder Pulse
(eQEP) Modules
• 12-Bit Analog-to-Digital Converter (ADC), Dual
Sample-and-Hold (S/H)
– Up to 3.46 MSPS
– Up to 16 Channels
• On-Chip Temperature Sensor
• 128-Bit Security Key and Lock
– Protects Secure Memory Blocks
– Prevents Reverse-Engineering of Firmware
• Serial Port Peripherals
– Two Serial Communications Interface (SCI)
[UART] Modules
– Two Serial Peripheral Interface (SPI) Modules
– One Inter-Integrated-Circuit (I
– One Multichannel Buffered Serial Port (McBSP)
Bus
– One Enhanced Controller Area Network (eCAN)
– Universal Serial Bus (USB) 2.0
(see Device Comparison Table for Availability)
Full-Speed Device Mode
Full-Speed or Low-Speed Host Mode
• Up to 54 Individually Programmable, Multiplexed
General-Purpose Input/Output (GPIO) Pins With
Input Filtering
• Advanced Emulation Features
– Analysis and Breakpoint Functions
– Real-Time Debug Through Hardware
• 2806x Packages
– 80-Pin PFP and 100-Pin PZP PowerPAD™
Thermally Enhanced Thin Quad Flatpacks
(HTQFPs)
– 80-Pin PN and 100-Pin PZ Low-Profile Quad
Flatpacks (LQFPs)
Support &
Community
2
C) Bus

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the TMS320F28069 and is the answer not in the manual?

Questions and answers

Subscribe to Our Youtube Channel

Summary of Contents for Texas Instruments TMS320F28069

  • Page 1: Device Overview

    Product Tools & Technical Community Folder Software Documents TMS320F28069, TMS320F28068, TMS320F28067, TMS320F28066 TMS320F28065, TMS320F28064, TMS320F28063, TMS320F28062 SPRS698F – NOVEMBER 2010 – REVISED MARCH 2016 TMS320F2806x Piccolo™ Microcontrollers 1 Device Overview Features • High-Efficiency 32-Bit CPU (TMS320C28x) • Three 32-Bit CPU Timers –...
  • Page 2: Applications

    12.0 mm × 12.0 mm (1) For more information on these devices, see Section 9, Mechanical Packaging and Orderable Information. Device Overview Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065 TMS320F28064 TMS320F28063 TMS320F28062...
  • Page 3: Functional Block Diagram

    GPIO Mux Not all peripheral pins are available at the same time due to multiplexing. Figure 1-1. Functional Block Diagram Device Overview Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065 TMS320F28064 TMS320F28063 TMS320F28062...
  • Page 4: System Device Diagram

    ´ Timer-1 Timer-2 Int-Osc-2 ´ On-chip Osc System GPIO POR/BOR Control McBSP (DMA-accessible) (DMA-accessible) Figure 1-2. Peripheral Blocks Device Overview Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065 TMS320F28064 TMS320F28063 TMS320F28062...
  • Page 5: Table Of Contents

    Mechanical Packaging and Orderable ........5.12 Power Sequencing ..........Information ......... 5.13 Clock Specifications ......Packaging Information Table of Contents Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065 TMS320F28064 TMS320F28063 TMS320F28062...
  • Page 6: Revision History

    Application Report (SPRABX4) to list of application reports..........• Section 8.2.1 (Receiving Notification of Document Updates): Added section. Revision History Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065 TMS320F28064 TMS320F28063 TMS320F28062...
  • Page 7: Device Comparison

    (4) TMS320F2806xM devices are InstaSPIN-MOTION-enabled MCUs. TMS320F2806xF devices are InstaSPIN-FOC-enabled MCUs. For more information, see Section 8.2 for a list of InstaSPIN Technical Reference Manuals. Device Comparison Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065 TMS320F28064 TMS320F28063 TMS320F28062...
  • Page 8 – options (3) (5) Q: –40°C to 125°C – (5) "Q" refers to Q100 qualification for automotive applications. Device Comparison Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065 TMS320F28064 TMS320F28063 TMS320F28062...
  • Page 9: Terminal Configuration And Functions

    PCB. It should not be left unconnected. For more details, see the PowerPAD™ Thermally Enhanced Package Application Report (SLMA002). Figure 4-1. 80-Pin PN and PFP Packages (Top View) Terminal Configuration and Functions Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065...
  • Page 10 PCB. It should not be left unconnected. For more details, see the PowerPAD™ Thermally Enhanced Package Application Report (SLMA002). Figure 4-2. 100-Pin PZ and PZP Packages (Top View) Terminal Configuration and Functions Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065...
  • Page 11: Signal Descriptions

    3.3-V Flash Core Power Pin. This pin should be connected to 3.3 V at all times. DD3VFL TEST2 Test Pin. Reserved for TI. Must be left unconnected. Terminal Configuration and Functions Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065 TMS320F28064 TMS320F28063 TMS320F28062...
  • Page 12 ADCINA0 share the same pin on the 80-pin PN and PFP devices REFHI and their use is mutually exclusive to one another. Terminal Configuration and Functions Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065...
  • Page 13 2.2-uF decoupling capacitor on each pin. The exact value of the total decoupling DDIO capacitance should be determined by the system voltage regulation solution. Digital Ground Pins Terminal Configuration and Functions Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065 TMS320F28064 TMS320F28063 TMS320F28062...
  • Page 14 General-purpose input/output 11 EPWM6B Enhanced PWM6 output B SCIRXDB SCI-B receive data ECAP1 Enhanced Capture input/output 1 Terminal Configuration and Functions Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065 TMS320F28064 TMS320F28063 TMS320F28062...
  • Page 15 EQEP1B Enhanced QEP1 input B MDRA McBSP receive serial data COMP2OUT Direct output of Comparator 2 Terminal Configuration and Functions Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065 TMS320F28064 TMS320F28063 TMS320F28062...
  • Page 16 NOTE: eQEP2 is only available in the PZ and PZP packages. EPWM7A Enhanced PWM7 Output A and HRPWM channel Terminal Configuration and Functions Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065...
  • Page 17 EPWM8B Enhanced PWM8 output B – Trip zone input 2 COMP2OUT Direct output of Comparator 2 Terminal Configuration and Functions Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065 TMS320F28064 TMS320F28063 TMS320F28062...
  • Page 18 (3) Depending on your USB application, additional pins may be required to maintain compliance with the USB 2.0 Specification. For more information, see the Universal Serial Bus (USB) Controller chapter of the TMS320x2806x Piccolo Technical Reference Manual (SPRUH18). Terminal Configuration and Functions Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065...
  • Page 19: Specifications

    1, 20, 21, 40, 41, 60, 61, 80 (1) AEC Q100-002 indicates HBM stressing is done in accordance with the ANSI/ESDA/JEDEC JS-001 specification. Specifications Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065...
  • Page 20: Recommended Operating Conditions

    (1) When the on-chip VREG is used, its output is monitored by the POR/BOR circuit, which will reset the device should the core voltage ) go out of range. Specifications Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links:...
  • Page 21: Power Consumption Summary

    PLL2 must be shut down by clearing bit 2 of the PLLCTL register. • A value of 0x00FF must be written to address 0x6822. Specifications Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065...
  • Page 22 If this is done, the current drawn by the device will be more than the numbers specified in the current consumption tables. Specifications Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links:...
  • Page 23 (enabled by that application) must be added to the baseline current. Specifications Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065 TMS320F28064 TMS320F28063 TMS320F28062...
  • Page 24 Figure 5-1. Typical Operational Current Versus Frequency Operational Power vs Frequency (Internal VREG) SYSCLKOUT (MHz) Figure 5-2. Typical Operational Power Versus Frequency Specifications Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065 TMS320F28064 TMS320F28063 TMS320F28062...
  • Page 25: Thermal Resistance Characteristics

    • JESD51-9, Test Boards for Area Array Surface Mount Package Thermal Measurements (2) lfm = linear feet per minute Specifications Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065 TMS320F28064 TMS320F28063 TMS320F28062...
  • Page 26 • JESD51-9, Test Boards for Area Array Surface Mount Package Thermal Measurements (2) lfm = linear feet per minute Specifications Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065 TMS320F28064 TMS320F28063 TMS320F28062...
  • Page 27: Thermal Design Considerations

    The 2806x devices do not have EMU0/EMU1 pins. For designs that have a JTAG Header onboard, the EMU0/EMU1 pins on the header must be tied to V through a 4.7-kΩ DDIO (typical) resistor. Specifications Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065 TMS320F28064 TMS320F28063 TMS320F28062...
  • Page 28: Parameter Information

    (2 ns or longer) from the data sheet timing. Figure 5-4. 3.3-V Test Load Circuit Specifications Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065...
  • Page 29: Power Sequencing

    Using the XRS pin is optional due to the on-chip POR circuitry. The internal pullup or pulldown will take effect when BOR is driven high. Figure 5-5. Power-on Reset Specifications Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065...
  • Page 30 Boot code execution time is based on the current SYSCLKOUT speed. The SYSCLKOUT will be based on user environment and could be with or without PLL enabled. Figure 5-6. Warm Reset Specifications Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065...
  • Page 31 Frequency) (PLL lock-up time t ) is 1 ms long.) Figure 5-7. Example of Effect of Writing Into PLLCR Register Specifications Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065 TMS320F28064 TMS320F28063 TMS320F28062...
  • Page 32: Clock Specifications

    (1) The PLLLOCKPRD register must be updated based on the number of OSCCLK cycles. If the zero-pin internal oscillators (10 MHz) are used as the clock source, then the PLLLOCKPRD register must be written with a value of 10,000 (minimum). Specifications Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links:...
  • Page 33 10.4 10.3 10.2 10.1 –40 –30 –20 –10 Typical Temperature (°C) Figure 5-8. Zero-Pin Oscillator Frequency Movement With Temperature Specifications Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065 TMS320F28064 TMS320F28063 TMS320F28062...
  • Page 34 XCLKOUT configured to reflect SYSCLKOUT. Figure 5-9. Clock Timing Specifications Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065...
  • Page 35: Flash Timing

    USB port is not recommended, as the port may be unable to respond to the power demands placed during the programming process. Specifications Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065...
  • Page 36 Wait State round next highest integer, whichever larger ê ú ç ÷ ê ú è c(SCO) ø ë û Specifications Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065 TMS320F28064 TMS320F28063 TMS320F28062...
  • Page 37: Detailed Description

    The CLA can directly access the ADC Result registers, ePWM+HRPWM, eCAP, and eQEP registers. Dedicated message RAMs provide a method to pass additional data between the main CPU and the CLA. Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links:...
  • Page 38 (Simultaneous program reads and fetches cannot occur on the memory bus.) Lowest: Fetches (Simultaneous program reads and fetches cannot occur on the memory bus.) Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065 TMS320F28064 TMS320F28063 TMS320F28062...
  • Page 39 SPRS698F – NOVEMBER 2010 – REVISED MARCH 2016 6.1.5 Peripheral Bus To enable migration of peripherals between various Texas Instruments (TI) MCU family of devices, the devices adopt a peripheral bus standard for peripheral interconnect. The peripheral bus bridge multiplexes the various busses that make up the processor Memory Bus into a single bus consisting of 16 address lines and 16 or 32 data lines and associated control signals.
  • Page 40 OTP. If the content of either OTP location is invalid, then boot to flash is used. One of the following loaders can be specified: SCI, SPI, I C, CAN, or OTP. Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065...
  • Page 41 CPU will start running and may execute an instruction that performs an access to a protected ECSL area. If this happens, the ECSL will trip and cause the emulator connection to be cut. Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links:...
  • Page 42 THE CODE SECURITY MODULE (CSM) INCLUDED ON THIS DEVICE WAS DESIGNED TO PASSWORD PROTECT THE DATA STORED IN THE ASSOCIATED MEMORY (EITHER ROM OR FLASH) AND IS WARRANTED BY TEXAS INSTRUMENTS (TI), IN ACCORDANCE WITH ITS STANDARD TERMS AND CONDITIONS, TO CONFORM TO TI'S PUBLISHED SPECIFICATIONS FOR THE WARRANTY PERIOD APPLICABLE FOR THIS DEVICE.
  • Page 43 The CPU clock (OSCCLK) and WDCLK should be from the same clock source before attempting to put the device into HALT or STANDBY. Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065...
  • Page 44 For specific inputs, the user can also select the number of input qualification cycles. This is to filter unwanted noise glitches. The GPIO signals can also be used to bring the device out of specific low-power modes. Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065...
  • Page 45 16-bit counter clocked off of the HCCAPCLK or in high-resolution capture mode by using built-in calibration logic in conjunction with a TI-supplied calibration library. Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065...
  • Page 46 USB peripheral and the associated protocol overhead, a full software library with application examples is provided within controlSUITE™. Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065...
  • Page 47: Memory Maps

    USB controller and acts as the FIFO RAM. When the clock to the USB module is disabled, this RAM is remapped to the CPU-accessible address space and can be used as general-purpose RAM. Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links:...
  • Page 48 On non-USB devices, 0x00 4000–0x00 4FFF is Reserved. On 2806xM and 2806xF devices only. Figure 6-1. 28069 Memory Map Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065 TMS320F28064 TMS320F28063 TMS320F28062...
  • Page 49 On non-USB devices, 0x00 4000–0x00 4FFF is Reserved. On 2806xM and 2806xF devices only. Figure 6-2. 28068 Memory Map Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065 TMS320F28064 TMS320F28063 TMS320F28062...
  • Page 50 Vector (32 Vectors, Enabled if VMAP = 1) On non-USB devices, 0x00 4000–0x00 4FFF is Reserved. Figure 6-3. 28067 Memory Map Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065...
  • Page 51 Vector (32 Vectors, Enabled if VMAP = 1) On non-USB devices, 0x00 4000–0x00 4FFF is Reserved. Figure 6-4. 28066 Memory Map Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065...
  • Page 52 Vector (32 Vectors, Enabled if VMAP = 1) On non-USB devices, 0x00 4000–0x00 4FFF is Reserved. Figure 6-5. 28065 Memory Map Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065...
  • Page 53 Vector (32 Vectors, Enabled if VMAP = 1) On non-USB devices, 0x00 4000–0x00 4FFF is Reserved. Figure 6-6. 28064 Memory Map Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065...
  • Page 54 Vector (32 Vectors, Enabled if VMAP = 1) On non-USB devices, 0x00 4000–0x00 4FFF is Reserved. Figure 6-7. 28063 Memory Map Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065...
  • Page 55 On non-USB devices, 0x00 4000–0x00 4FFF is Reserved. On 2806xM and 2806xF devices only. Figure 6-8. 28062 Memory Map Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065 TMS320F28064 TMS320F28063 TMS320F28062...
  • Page 56 (Do not program to all zeros) NOTE Addresses 0x3F 7FF0 – 0x3F 7FF5 are reserved for data and should not contain program code. Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065 TMS320F28064 TMS320F28063 TMS320F28062...
  • Page 57 1-wait Random min Random ≥ Paged FLASH Password 16-wait fixed Wait states of password locations are fixed. Boot-ROM 0-wait Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065 TMS320F28064 TMS320F28063 TMS320F28062...
  • Page 58: Register Maps

    (3) The Flash Registers are also protected by the Code Security Module (CSM). Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065...
  • Page 59 0x00 6B40 – 0x00 6B7F (1) Some registers are EALLOW protected. See the module reference guide for more information. Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065...
  • Page 60: Device Emulation Registers

    TMS320F28063UPZP/PZ 0x006B TMS320F28063PFP/PN 0x0068 TMS320F28063UPFP/PN 0x0069 TMS320F28062PZP/PZ 0x0066 TMS320F28062UPZP/PZ 0x0067 TMS320F28062FPZP/PZ 0x0066 TMS320F28062PFP/PN 0x0064 TMS320F28062UPFP/PN 0x0065 TMS320F28062FPFP/PN 0x0064 Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065 TMS320F28064 TMS320F28063 TMS320F28062...
  • Page 61 0x0000 - Silicon Rev. 0 - TMX 0x0001 - Silicon Rev. A - TMS 0x0002 - Silicon Rev. B - TMS Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065...
  • Page 62: Vreg, Bor, Por

    BOR functions, a bit is provided in the BORCFG register. See the Systems Control and Interrupts DDIO chapter of the TMS320x2806x Piccolo Technical Reference Manual (SPRUH18) for details. Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065...
  • Page 63 WDRST is the reset signal from the CPU-watchdog. PBRS is the reset signal from the POR/BOR module. Figure 6-9. VREG + POR + BOR + Reset Signal Connectivity Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065...
  • Page 64: System Control

    SYSCLK2 Clock Counter Register EPWMCFG 0x00 703A ePWM DMA/CLA Configuration Register (1) All registers in this table are EALLOW protected. Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065 TMS320F28064 TMS320F28063 TMS320F28062...
  • Page 65 CLKIN is the clock into the CPU. CLKIN is passed out of the CPU as SYSCLKOUT (that is, CLKIN is the same frequency as SYSCLKOUT). Figure 6-10. Clock and Reset Domains Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065...
  • Page 66 Register loaded from TI OTP-based calibration function. Section 6.6.5 for details on missing clock detection. Figure 6-11. Clock Tree Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065 TMS320F28064 TMS320F28063 TMS320F28062...
  • Page 67 The vendor can also advise the customer regarding the proper tank component values that will produce proper start up and stability over the entire operating range. Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065...
  • Page 68 PLLCR and should be changed only after PLLSTS[PLLLOCKS] = 1. Table 6-14. CLKIN Divide Options PLLSTS [DIVSEL] CLKIN DIVIDE Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065 TMS320F28064 TMS320F28063 TMS320F28062...
  • Page 69 PLLCR the device will switch to PLL Bypass mode until the OSCCLK * n/2 PLL locks. OSCCLK * n/1 Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065 TMS320F28064 TMS320F28063 TMS320F28062...
  • Page 70 This will be divided by two to yield the desired 60 MHz for the USB peripheral. HRCAP supports a maximum clock input frequency of 120 MHz. Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links:...
  • Page 71 0x55 + 0xAA sequence into the watchdog key register that resets the watchdog counter. Figure 6-15 shows the various functional blocks within the watchdog module. Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065 TMS320F28064 TMS320F28063 TMS320F28062...
  • Page 72 IDLE mode. In HALT mode, the CPU-watchdog can be used to wake up the device through a device reset. Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065...
  • Page 73: Low-Power Modes Block

    IDLE instruction was executed. See the Systems Control and Interrupts chapter of the TMS320x2806x Piccolo Technical Reference Manual (SPRUH18) for more details. Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065...
  • Page 74: Interrupts

    NMIRS (See the NMI Watchdog section.) (See the System Control section.) Figure 6-16. External and PIE Interrupt Sources Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065 TMS320F28064 TMS320F28063 TMS320F28062...
  • Page 75 Interrupts INTx.7 PIEACKx INTx.8 (Enable) (Flag) (Enable/Flag) PIEIERx[8:1] PIEIFRx[8:1] Figure 6-17. Multiplexing of Interrupts Using the PIE Block Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065 TMS320F28064 TMS320F28063 TMS320F28062...
  • Page 76 No peripheral within the group is asserting interrupts. • No peripheral interrupts are assigned to the group (for example, PIE group 7). Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065...
  • Page 77 0x0CFF (1) The PIE configuration and control registers are not protected by EALLOW mode. The PIE vector table is protected. Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065 TMS320F28064 TMS320F28063 TMS320F28062...
  • Page 78 (1) For an explanation of the input qualifier parameters, see Table 6-76. w(INT) XINT1, XINT2, XINT3 d(INT) Address bus Interrupt Vector (internal) Figure 6-18. External Interrupt Timing Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065 TMS320F28064 TMS320F28063 TMS320F28062...
  • Page 79: Peripherals

    – The CLA has direct access to the ADC Result registers, comparator registers, and the eCAP, eQEP, and ePWM+HRPWM registers. Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065 TMS320F28064 TMS320F28063 TMS320F28062...
  • Page 80 MR2(32) CLA Data Write Data Bus MR3(32) MAR0(32) MAR1(32) eCAP Registers eQEP Registers Figure 6-19. CLA Block Diagram Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065 TMS320F28064 TMS320F28063 TMS320F28062...
  • Page 81 SIZE (×16) DESCRIPTION 0x1480 – 0x14FF CLA to CPU Message RAM 0x1500 – 0x157F CPU to CLA Message RAM Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065 TMS320F28064 TMS320F28063 TMS320F28062...
  • Page 82 AIO4 10-Bit Comp2 AIO12 Temperature Sensor COMP3OUT Signal Pinout AIO6 10-Bit Comp3 AIO14 Figure 6-20. Analog Pin Configurations Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065 TMS320F28064 TMS320F28063 TMS320F28062...
  • Page 83 – CPU Timer 0, CPU Timer 1, CPU Timer 2 – ADCINT1, ADCINT2 • 9 flexible PIE interrupts, can configure interrupt request after any conversion Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065 TMS320F28064 TMS320F28063 TMS320F28062...
  • Page 84 DESCRIPTION (×16) PROTECTED ADCRESULT0 to 0xB00 – ADC Result 0 Register to ADC Result 15 Register ADCRESULT15 0xB0F Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065 TMS320F28064 TMS320F28063 TMS320F28062...
  • Page 85 When the ADC is not used, be sure that the clock to the ADC module is not turned on to realize power savings. Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065...
  • Page 86 REFHI REFLO reference. (3) For more details, see the TMS320F28069, TMS320F28068, TMS320F28067, TMS320F28066, TMS320F28065, TMS320F28064, TMS320F28063, TMS320F28062 Piccolo MCUs Silicon Errata (SPRZ342). (4) Periodic self-recalibration will remove system-level and temperature dependencies on the ADC zero offset error. (5) V is always connected to V on the 80-pin PN and PFP devices.
  • Page 87 ADCPWDN/ ADCBGPWD/ ADCREFPWD/ ADCENABLE d(PWD) Request for ADC Conversion Figure 6-23. ADC Conversion Timing Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065 TMS320F28064 TMS320F28063 TMS320F28062...
  • Page 88 Sampling Capacitor (C ): 1.6 pF Parasitic Capacitance (C ): 5 pF Source Resistance (R ): 50 Figure 6-24. ADC Input Impedance Model Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065 TMS320F28064 TMS320F28063 TMS320F28062...
  • Page 89 Conversion 1 ADCCLKs 7 ADCCLKs 13 ADC Clocks Figure 6-25. Timing Example for Sequential Mode / Late Interrupt Pulse Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065 TMS320F28064 TMS320F28063 TMS320F28062...
  • Page 90 Conversion 1 ADCCLKs 7 ADCCLKs 13 ADC Clocks Figure 6-26. Timing Example for Sequential Mode / Early Interrupt Pulse Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065 TMS320F28064 TMS320F28063 TMS320F28062...
  • Page 91 Conversion 1 (A) ADCCLKs 7 ADCCLKs 13 ADC Clocks Figure 6-27. Timing Example for Simultaneous Mode / Late Interrupt Pulse Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065 TMS320F28064 TMS320F28063 TMS320F28062...
  • Page 92 Conversion 1 (A) 13 ADC Clocks ADCCLKs 7 ADCCLKs Figure 6-28. Timing Example for Simultaneous Mode / Early Interrupt Pulse Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065 TMS320F28064 TMS320F28063 TMS320F28062...
  • Page 93 On reset, the digital function is disabled. If the pin is used as an analog input, users should keep the AIO function disabled for that pin. Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links:...
  • Page 94 Ramp Generator Decrement Value 0x640E 0x642E 0x644E SHDW (Shadow) Register RAMPSTS 0x6410 0x6430 0x6450 Ramp Generator Status Register Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065 TMS320F28064 TMS320F28063 TMS320F28062...
  • Page 95 DAC Step Size (Codes) DAC Accuracy 15 Codes 7 Codes 3 Codes 1 Code Figure 6-31. DAC Settling Time Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065 TMS320F28064 TMS320F28063 TMS320F28062...
  • Page 96 Spurious Free Dynamic Range (SFDR) SFDR is the difference in dB between the rms amplitude of the input signal and the peak spurious signal. Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065...
  • Page 97 Delayed transmit control • Bi-directional 3 wire SPI mode support • Audio data receive support through SPISTE inversion Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065 TMS320F28064 TMS320F28063 TMS320F28062...
  • Page 98 (1) Registers in this table are mapped to Peripheral Frame 2. This space only allows 16-bit accesses. 32-bit accesses produce undefined results. Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065...
  • Page 99 SPICLK SPISTE is driven low by the master for a slave device. Figure 6-32. SPI Module Block Diagram (Slave Mode) Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065 TMS320F28064 TMS320F28063 TMS320F28062...
  • Page 100 Slave mode transmit 10-MHz MAX, slave mode receive 10-MHz MAX. (5) The active edge of the SPICLK signal referenced is controlled by the clock polarity bit (SPICCR.6). Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links:...
  • Page 101 (SPICLK) of the last data bit, except that SPISTE stays active between back-to-back transmit words in both FIFO and non-FIFO modes. Figure 6-33. SPI Master Mode External Timing (Clock Phase = 0) Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links:...
  • Page 102 = LSPCLK cycle time c(LCO) (5) The active edge of the SPICLK signal referenced is controlled by the CLOCK POLARITY bit (SPICCR.6). Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065...
  • Page 103 FIFO and non-FIFO modes. Figure 6-34. SPI Master Mode External Timing (Clock Phase = 1) Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065...
  • Page 104 (SPICLK) of the last data bit. c(SPC) Figure 6-35. SPI Slave Mode External Timing (Clock Phase = 0) Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065...
  • Page 105 (SPICLK) of the last data bit. c(SPC) Figure 6-36. SPI Slave Mode External Timing (Clock Phase = 1) Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065...
  • Page 106 (15–8) is read as zeros. Writing to the upper byte has no effect. Enhanced features: • Auto baud-detect hardware logic • 4-level transmit/receive FIFO Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065 TMS320F28064 TMS320F28063 TMS320F28062...
  • Page 107 (1) Registers in this table are mapped to Peripheral Frame 2 space. This space only allows 16-bit accesses. 32-bit accesses produce undefined results. (2) These registers are new registers for the FIFO mode. Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065...
  • Page 108 RX ERR INT ENA SCI RX Interrupt select logic SCICTL1.6 Figure 6-37. Serial Communications Interface (SCI) Module Block Diagram Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065 TMS320F28064 TMS320F28063 TMS320F28062...
  • Page 109 I/O pin toggling speed. NOTE On the 80-pin package, only the clock-stop mode (SPI) of the McBSP is supported. Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065...
  • Page 110 McBSP Receive Interrupt Select Logic RX Interrupt Logic Interrupt MRINT Peripheral Read Bus To CPU Figure 6-38. McBSP Module Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065 TMS320F28064 TMS320F28063 TMS320F28062...
  • Page 111 McBSP Transmit Channel Enable Register Partition G XCERH 0x501E 0x0000 McBSP Transmit Channel Enable Register Partition H MFFINT 0x5023 0x0000 McBSP Interrupt Enable Register Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065 TMS320F28064 TMS320F28063 TMS320F28062...
  • Page 112 (3) Internal clock prescalers must be adjusted such that the McBSP clock (CLKG, CLKX, CLKR) speeds are not greater than the I/O buffer speed limit (20 MHz). (4) Maximum McBSP module clock frequency decreases to 10 MHz for internal CLKR. Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065...
  • Page 113 (2) 2P = 1/CLKG in ns. (3) C = CLKRX low pulse width = P D = CLKRX high pulse width = P Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065...
  • Page 114 Bit 0 Bit (n−1) (n−2) (n−3) (XDATDLY=01b) Bit 0 Bit (n−1) (n−2) (XDATDLY=10b) Figure 6-40. McBSP Transmit Timing Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065 TMS320F28064 TMS320F28063 TMS320F28062...
  • Page 115 (n-2) (n-3) (n-4) Figure 6-41. McBSP Timing as SPI Master or Slave: CLKSTP = 10b, CLKXP = 0 Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065 TMS320F28064 TMS320F28063 TMS320F28062...
  • Page 116 (n-2) (n-3) (n-4) Figure 6-42. McBSP Timing as SPI Master or Slave: CLKSTP = 11b, CLKXP = 0 Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065 TMS320F28064 TMS320F28063 TMS320F28062...
  • Page 117 (n-2) (n-3) (n-4) Figure 6-43. McBSP Timing as SPI Master or Slave: CLKSTP = 10b, CLKXP = 1 Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065 TMS320F28064 TMS320F28063 TMS320F28062...
  • Page 118 (n-2) (n-3) (n-4) Figure 6-44. McBSP Timing as SPI Master or Slave: CLKSTP = 11b, CLKXP = 1 Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065 TMS320F28064 TMS320F28063 TMS320F28062...
  • Page 119 For a SYSCLKOUT of 90 MHz, the smallest bit rate possible is 6.25 kbps. The F2806x CAN has passed the conformance test per ISO/DIS 16845. Contact TI for test report and exceptions. Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065...
  • Page 120 Low Prop Delay ISO1050 3–5.5 V None None None Thermal Shutdown –55°C to 105°C Fail-safe Operation Dominant Time-Out Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065 TMS320F28064 TMS320F28063 TMS320F28062...
  • Page 121 If the eCAN module is not used in an application, the RAM available (LAM, MOTS, MOTO, and mailbox RAM) can be used as general-purpose RAM. The CAN module clock should be enabled for this. Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065...
  • Page 122 Time-out control (Reserved in SCC mode) CANTOS 0x6032 Time-out status (Reserved in SCC mode) (1) These registers are mapped to Peripheral Frame 1. Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065 TMS320F28064 TMS320F28063 TMS320F28062...
  • Page 123 An additional interrupt that can be used by the CPU when in FIFO mode • Module enable/disable capability • Free data format mode Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065 TMS320F28064 TMS320F28063 TMS320F28062...
  • Page 124 C receive shift register (not accessible to the CPU) I2CXSR – C transmit shift register (not accessible to the CPU) Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065 TMS320F28064 TMS320F28063 TMS320F28062...
  • Page 125 Input current with an input voltage –10 μA between 0.1 V and 0.9 V DDIO DDIO Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065 TMS320F28064 TMS320F28063 TMS320F28062...
  • Page 126 (32 SYSCLKOUT Cycles, Active-Low Output) SPCBx This signal exists only on devices with an eQEP1 module. Figure 6-48. ePWM Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065 TMS320F28064 TMS320F28063 TMS320F28062...
  • Page 127 PWM Chopper Control Register HRCNFG 0x6820 0x6860 0x68A0 0x68E0 HRPWM Configuration Register (1) Registers that are EALLOW protected. Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065 TMS320F28064 TMS320F28063 TMS320F28062...
  • Page 128 Counter Compare A Register Set CMPB 0x690A 0x694A 0x698A 0x69CA Counter Compare B Register Set (1) Registers that are EALLOW protected. Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065 TMS320F28064 TMS320F28063 TMS320F28062...
  • Page 129 Digital Compare Filter Control Register DCCAPCT 0x6934 0x6974 0x69B4 0x69F4 Digital Compare Capture Control Register (2) W = Write to shadow register Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065 TMS320F28064 TMS320F28063 TMS320F28062...
  • Page 130 0x69B8 0x69F8 Digital Compare Filter Window Counter Register DCCAP 0x6939 0x6979 0x69B9 0x69F9 Digital Compare Counter Capture Register Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065 TMS320F28064 TMS320F28063 TMS320F28062...
  • Page 131 COMPxOUT and TZ signals. This signal exists only on devices with an eQEP1 module. Figure 6-49. ePWM Submodules Showing Critical Internal Signal Interconnections Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065...
  • Page 132 PWM refers to all the PWM pins in the device. The state of the PWM pins after TZ is taken high depends on the PWM recovery software. Figure 6-50. PWM Hi-Z Characteristics Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065...
  • Page 133 SFO function in end applications. SFO functions help to estimate the number of MEP steps per SYSCLKOUT period dynamically while the HRPWM is in operation. Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links:...
  • Page 134 The clock enable bits (ECAP1 ENCLK) in the PCLKCR1 register turn off the eCAP module individually (for low-power operation). Upon reset, ECAP1ENCLK is set to low, indicating that the peripheral clock is off. Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links:...
  • Page 135 Table 6-64. eCAP Switching Characteristics over recommended operating conditions (unless otherwise noted) PARAMETER UNIT Pulse duration, APWMx output high/low w(APWM) Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065 TMS320F28064 TMS320F28063 TMS320F28062...
  • Page 136 HRCAPxENCLK SYSCLK2 HRCAPx GPIO PLL2CLK HRCAP Calibration Signal (Internal) Module HRCAPxINTn HRCAPx Figure 6-52. HRCAP Functional Block Diagram Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065 TMS320F28064 TMS320F28063 TMS320F28062...
  • Page 137 (2) HRCAP step size will increase with low voltage and high temperature and decrease with high voltage and low temperature. Applications that use the HRCAP in high-resolution mode should use the HRCAP calibration functions to dynamically calibrate for varying operating conditions. Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065...
  • Page 138 Capture Timer Latch QCPRDLAT 0x6B20 0x6B60 eQEP Capture Period Latch 0x6B21 – 0x6B61 – Reserved 31/0 0x6B3F 0x6B7F Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065 TMS320F28064 TMS320F28063 TMS320F28062...
  • Page 139 QPOSCNT QEINT QPOSCMP QPOSINIT QFRC QPOSMAX QCLR QPOSCTL Enhanced QEP (eQEP) Peripheral Figure 6-53. eQEP Functional Block Diagram Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065 TMS320F28064 TMS320F28063 TMS320F28062...
  • Page 140 (1) For an explanation of the input qualifier parameters, see Table 6-76. (2) Refer to the TMS320F28069, TMS320F28068, TMS320F28067, TMS320F28066, TMS320F28065, TMS320F28064, TMS320F28063, TMS320F28062 Piccolo MCUs Silicon Errata (SPRZ342) for limitations in the asynchronous mode. Table 6-69. eQEP Switching Characteristics...
  • Page 141 GPIO38_in TCK/GPIO38 GPIO38_out C28x Core GPIO37_in TDO/GPIO37 GPIO37_out GPIO36_in TMS/GPIO36 GPIO36_out GPIO35_in TDI/GPIO35 GPIO35_out Figure 6-54. JTAG/GPIO Multiplexing Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065 TMS320F28064 TMS320F28063 TMS320F28062...
  • Page 142 There is a two-SYSCLKOUT cycle delay from when the write to the GPxMUXn/AIOMUXn and GPxQSELn registers occurs to when the action is valid. Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065...
  • Page 143 (2) I = Input, O = Output, OD = Open Drain (3) The eQEP2 peripheral is not available on the 80-pin PN or PFP package. Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065...
  • Page 144 (2) I = Input, O = Output, OD = Open Drain (3) This pin is not available in the 80-pin PN or PFP package. Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065...
  • Page 145 ADCINB5 (I) 29-28 AIO14 (I/O) ADCINB6 (I), COMP3B (I) 31-30 – – (1) I = Input, O = Output Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065 TMS320F28064 TMS320F28063 TMS320F28062...
  • Page 146 GPIO pin. Also, when an input signal is not selected, the input signal will default to either a 0 or 1 state, depending on the peripheral. Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links:...
  • Page 147 Control and Interrupts chapter of the TMS320x2806x Piccolo Technical Reference Manual (SPRUH18) for pin-specific variations. Figure 6-55. GPIO Multiplexing Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065 TMS320F28064 TMS320F28063 TMS320F28062...
  • Page 148 Table 6-75 are applicable for a 40-pF load on I/O pins. GPIO r(GPO) f(GPO) Figure 6-56. General-Purpose Output Timing Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065 TMS320F28064 TMS320F28063 TMS320F28062...
  • Page 149 5 sampling periods for detection to occur. Because external signals are driven asynchronously, an 13-SYSCLKOUT- wide pulse ensures reliable recognition. Figure 6-57. Sampling Mode Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065...
  • Page 150 > 1 MS 2 pF Figure 6-59. Input Resistance Model for a GPIO Pin With an Internal Pullup Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065 TMS320F28064 TMS320F28063 TMS320F28062...
  • Page 151 From the time the IDLE instruction is executed to place the device into low-power mode (LPM), wakeup should not be initiated until at least four OSCCLK cycles have elapsed. Figure 6-60. IDLE Entry and Exit Timing Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065...
  • Page 152 (1) This is the time taken to begin execution of the instruction that immediately follows the IDLE instruction. execution of an ISR (triggered by the wake up signal) involves additional latency. Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links:...
  • Page 153 Wake up from flash c(SCO) d(WAKE-HALT) – Flash module in sleep state cycles • Wake up from SARAM c(SCO) Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065 TMS320F28064 TMS320F28063 TMS320F28062...
  • Page 154 From the time the IDLE instruction is executed to place the device into low-power mode (LPM), wakeup should not be initiated until at least four OSCCLK cycles have elapsed. Figure 6-62. HALT Wake-Up Using GPIOn Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065...
  • Page 155 Rise time 10%/90%, Rpu on D+ Full speed, differential, C = 50 pF, Fall time 10%/90%, Rpu on D+ Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065 TMS320F28064 TMS320F28063 TMS320F28062...
  • Page 156: Applications, Implementation, And Layout

    G3-PLC utilizing Beagle Bone Black powered by the AM335x Sitara™ processor. Users can establish a G3-PLC network with one service node. Single-phase coupling is supported. 7.1.5 Texas Instruments' Power Line Communication Developer's Kit - V3 TIDM-TMDSPLCKIT-V3 — The TI PLC Developer’s Kit is the best way to evaluate TI’s PLC technology for use in industrial applications such as Smart Grid AMI networks and solar inverters.
  • Page 157: Development Tools

    7.2.1 F28069 Piccolo controlCARD TMDSCNCD28069 — The C2000 controlCARDs from Texas Instruments are ideal products for OEMs to use for initial software development and short-run builds for system prototypes, test stands, and many other projects that require easy access to high-performance controllers. The controlCARDs are complete board-level modules that utilize an industry-standard DIMM form factor to provide a low-profile, single- board controller solution.
  • Page 158: Training

    Piccolo TMS320F2803x Control Law Accelerator (CLA) that describes how the independent, 32-bit floating-point math accelerator runs in parallel with the C28x core. Applications, Implementation, and Layout Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065...
  • Page 159: Device And Documentation Support

    Device Support 8.1.1 Development Support Texas Instruments (TI) offers an extensive line of development tools for the C28x generation of MCUs, including tools to evaluate the performance of the processors, generate code, develop algorithm implementations, and fully integrate and debug software and hardware modules.
  • Page 160 Predictions show that prototype devices (TMX or TMP) have a greater failure rate than the standard production devices. Texas Instruments recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used.
  • Page 161: Documentation Support

    TI EP meets the end system reliability requirement. Device and Documentation Support Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065...
  • Page 162: Related Links

    All other trademarks are the property of their respective owners. Electrostatic Discharge Caution This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
  • Page 163: Mechanical Packaging And Orderable Information

    This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation. Mechanical Packaging and Orderable Information Copyright © 2010–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links:...
  • Page 164 MECHANICAL DATA MTQF010A – JANUARY 1995 – REVISED DECEMBER 1996 PN (S-PQFP-G80) PLASTIC QUAD FLATPACK 0,27 0,50 0,08 0,17 0,13 NOM Gage Plane 9,50 TYP 0,25 12,20 11,80 0,05 MIN 0 – 7 14,20 13,80 0,75 1,45 0,45 1,35 Seating Plane 1,60 MAX 0,08 4040135 / B 11/96...
  • Page 165 MECHANICAL DATA MTQF013A – OCTOBER 1994 – REVISED DECEMBER 1996 PZ (S-PQFP-G100) PLASTIC QUAD FLATPACK 0,27 0,50 0,08 0,17 0,13 NOM 12,00 TYP Gage Plane 14,20 13,80 0,25 16,20 0,05 MIN 0 – 7 15,80 1,45 0,75 1,35 0,45 Seating Plane 0,08 1,60 MAX 4040149 /B 11/96...
  • Page 169 www.ti.com...
  • Page 172 PACKAGE OPTION ADDENDUM www.ti.com 26-Apr-2016 PACKAGING INFORMATION Orderable Device Status Package Type Package Pins Package Eco Plan Lead/Ball Finish MSL Peak Temp Op Temp (°C) Device Marking Samples Drawing (4/5) TMS320F28062FPFPQ ACTIVE HTQFP 1000 Green (RoHS CU NIPDAU Level-3-260C-168 HR -40 to 125 F28062FPFPQ &...
  • Page 173 PACKAGE OPTION ADDENDUM www.ti.com 26-Apr-2016 Orderable Device Status Package Type Package Pins Package Eco Plan Lead/Ball Finish MSL Peak Temp Op Temp (°C) Device Marking Samples Drawing (4/5) TMS320F28065PFPS ACTIVE HTQFP Green (RoHS CU NIPDAU Level-3-260C-168 HR -40 to 125 F28065PFPS &...
  • Page 174 PACKAGE OPTION ADDENDUM www.ti.com 26-Apr-2016 Orderable Device Status Package Type Package Pins Package Eco Plan Lead/Ball Finish MSL Peak Temp Op Temp (°C) Device Marking Samples Drawing (4/5) TMS320F28067PNT ACTIVE LQFP Green (RoHS CU NIPDAU Level-3-260C-168 HR -40 to 105 320F28067PNT &...
  • Page 175 PACKAGE OPTION ADDENDUM www.ti.com 26-Apr-2016 Orderable Device Status Package Type Package Pins Package Eco Plan Lead/Ball Finish MSL Peak Temp Op Temp (°C) Device Marking Samples Drawing (4/5) TMS320F28069MPNT ACTIVE LQFP Green (RoHS CU NIPDAU Level-3-260C-168 HR -40 to 105 F28069MPNT &...
  • Page 176 PACKAGE OPTION ADDENDUM www.ti.com 26-Apr-2016 Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined. Pb-Free (RoHS): TI's terms "Lead-Free"...
  • Page 177 IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue.

Table of Contents

Save PDF