Figure 24.7 Basic Bus Timing: Three-State Access - Renesas H8S/2368 Series Hardware Manual

16-bit single-chip microcomputer
Table of Contents

Advertisement

Read
(RDNn = 1)
Read
(RDNn = 0)
Write
Rev. 2.00, 05/03, page 746 of 820
t
AD
A23 to A0
t
CSD1
to
t
AS1
t
AS1
D15 to D0
t
AS1
D15 to D0
,
t
WDD
D15 to D0
,

Figure 24.7 Basic Bus Timing: Three-State Access

T
T
1
2
t
ASD
t
RSD1
t
AC6
t
AA4
t
RSD1
t
AC4
t
AA5
t
AS2
t
WRD1
t
WDS1
t
WSW2
t
DACD1
T
3
t
AH1
t
ASD
t
RSD1
t
t
RDS1
RDH1
t
RSD2
t
t
RDS2
RDH2
t
t
AH1
WRD2
t
WDH1
t
DACD2

Advertisement

Table of Contents
loading

This manual is also suitable for:

H8s seriesH8s/2300 series

Table of Contents