Register
Name
Reset
SBYCR
Initialized
SCKCR
Initialized
SYSCR
Initialized
MDCR
Initialized
MSTPCRH
Initialized
MSTPCRL
Initialized
EXMSTPCRH
Initialized
EXMSTPCRL
Initialized
PLLCR
Initialized
PCR
Initialized
PMR
Initialized
NDERH
Initialized
NDERL
Initialized
PODRH
Initialized
PODRL
Initialized
NDRH
Initialized
NDRL
Initialized
NDRH
Initialized
NDRL
Initialized
PORT1
—
PORT2
—
PORT3
—
PORT4
—
PORT5
—
PORT8
—
PORT9
—
PORTA
—
PORTB
—
PORTC
—
PORTD
—
PORTE
—
PORTF
—
PORTG
—
Rev. 2.00, 05/03, page 728 of 820
High-
Clock
Speed
Division Sleep
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
Module
All Module
Software
Stop
Clock Stop
Standby
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
Hardware
Standby
Module
Initialized
SYSTEM
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
PPG*
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
—
PORT
—
—
—
—
—
—
—
—
—
—
—
—
—