Interval Timer Mode; Figure 13.2 Operation In Watchdog Timer Mode - Renesas H8S/2368 Series Hardware Manual

16-bit single-chip microcomputer
Table of Contents

Advertisement

TCNT count
H'FF
H'00
WT/ =1
TME=1
signal
Internal reset signal *
Legend
: Timer mode select bit
WT/
: Timer enable bit
TME
Notes: *1 If TCNT overflows when the RSTE bit is set to 1, an internal reset signal is generated.
*2 130 states when the RSTE bit is cleared to 0.
13.4.2

Interval Timer Mode

To use the WDT as an interval timer, set the WT/IT bit to 0 and TME bit in TCSR to 1.
When the WDT is used as an interval timer, an interval timer interrupt (WOVI) is generated each
time the TCNT overflows. Therefore, an interrupt can be generated at intervals.
When the TCNT overflows in interval timer mode, an interval timer interrupt (WOVI) is requested
at the same time the OVF bit in the TCSR is set to 1.
H'00 written
to TCNT
1

Figure 13.2 Operation in Watchdog Timer Mode

Overflow
WT/ =1
WOVF=1
TME=1
and
internal reset are
generated
132 states *
2
518 states
Rev. 2.00, 05/03, page 501 of 820
Time
H'00 written
to TCNT

Advertisement

Table of Contents
loading

This manual is also suitable for:

H8s seriesH8s/2300 series

Table of Contents